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SUMMARY 
A hardware simulation of an automatically acquiring spacecraft 
receiver was developed for NASA/JSC during a previous study effort 
(Phase I). The information presented in this report represents 
work associated with a folow-on effort (Phase II). The Phase II 
objectives were: 
1. 	 Further investigate the PN Subsystem acquisition


behavior.


2. 	 Support NASA/JSC personnel in their use of the hardware 
simulation. 
3. 	 Construct a Symbol Synchronizer Subsystem which closely 
emulates the expected hardware. 
4. 	 Integrate this Symbol Synchronizer Subsystem into the 
composite simulation of the receiver. 
5. 	 Perform a series of system studies to evaluate overall 
performance of the receiver when subjected to anomalies 
such as signal fades and detect potential problems associated 
with PN/Carrier sweep interactions. 
These objectives have been met with the following conclusions 
reached:


J. 	 At a C/N 0 of 48.3 dB-Hz the mean acquisition time is 
expected to be approximately 50 seconds and relatively 
insensitive to doppler in this deep noise. 
2. 	 In the support of NASA/JSC personnel, a simulation was 
developed for their use which emulates the Harris hardware 
despreader. Preliminary comparison of the measured 
performance of the actual hardware with that predicted by the 
simulation indicates good agreement exists. It is expected 
that excellent agreement will be found once the software 
package is exercised by NASA in direct support of testing 
in a 	 carefully controlled and monitored environment. 
-I­
3. 	 At the design point loop bandwidth of 30 Hz there will be'little 
measurable degradation in performance associated with the 
Symbol Synchronizer Subsystem. 
4. 	 With the Symbol Synchronizer integrated with the remaining 
subsystems, its contribution to the overall degradation can 
be severe. Loss being a function of IF filter bandwidth and 
sampling rate associated with the digitally implemented 
synchronizer.


5. 	 A series of experiments were performed to evaluate the 
systems behavior under signal transient conditions and the 
effects of sweep interactions on performance. No serious 
problems were uncovered, behavior being as expected. 
Additional studies performed to evaluate the effects of 
limiting, removing and unbalancing filters, bandwidth 
variations and channel equalization on performance 
proved to be more interesting. 
-2­

SECTION 1 
INTRODUCTION 
1.0 Discussion 
The Space Shuttle will receive two voice signals plus. commands 
from the Earth over an S-band link which traverses the Tracking 
and Data Relay Satellite. This link is highly power limited and is 
also subject to international agreements limiting power density 
impingement on Earth, so the signal is spread by a PN code. The 
combination of these two actions results in a system that operates 
in a very low signal-to-noise environment and that is highly sensitive 
to degradations. 
Relationships among key receiver system parameters, such as 
acquisition time, tracking resolution, and jitter are mathematically 
nontractable. In view of these analytical difficulties, and the 
system sensitivity to degradations, NASA/Johnson Space Center 
initiated developments of a time domain hardware simulation of 
anticipated receiver hardware to investigate the degree to which 
degradations will occur. The simulation was -developed in two 
phases. 
1. 1 Phase I Effort 
The receiver configuration was selected for simulation based on 
a series of system architecture and trade-off studies performed during 
the Phase I effort. This candidate receiver, capable of automatically 
acquiring and then tracking the spread waveform associated with a 
wideband PN modulated-carrier was also simulated during the 
Phase I effort. Additional features of the design are automatic 
acquisition and tracking of the transmitted carrier and "idealized" 
coherent detection of the despread Manchester coded symbols. The 
-3­

simulation and results obtained during the first phase effort are 
documented in Volumes I through III of the phase I report. 
1. 2 Phase iI Effort 
The character and results of the Phase II effort are documented 
in this report. A review of the Phase I PN Acquisition study will be 
presented in Section 2. New material which discusses PN acquisition 
behavior in the presence of positive code doppler and bandwidth 
switching transients has also been included in this section. 
The PN subsystem discussed in section 2 is based on a LinCom 
design. Harris, Inc. designed and constructed the actual hardware 
despreader which is identical to that simulated except for a series 
of sync algorithms. Section 3 describes a stand-alone PN despreader 
simulation software package, incorporating the algorithms employed 
by Harris. It is intended for use by NASA in supporting evaluation 
and testing of the actual hardware. 
As previously stated an "idealized" symbol synchronizer, not 
capable of operating in deep noise,was included as part of the 
Carrier Recovery Subsystem during the Phase I effort. Its purpose 
was to evaluate the effects that carrier recovery hardware and PN 
despreader equipment have on symbol error rate performance. A 
Symbol Synchronizer Subsystem capable of tracking the Manchester 
encoded symbols in deep noise has been developed to replace the 
previous temporary design. Both the performance and simulation 
software for this subsystem are described in-Section 4. 
A discussion of the integration of the Modulator and Channel 
Subsystem, the RF front end and PN Subsystem, the Carrier 
Recovery Subsystem, and the Symbol Synchronizer Subsystem into 
the composiye spread spectrum receiver and test facility will be 
presented, A ina software standpoint, in Section 5. 
-4­

The results and description of experiments performed to evaluate 
overall behavior of the integrated system are documented in Section 6. 
One series of experiments evaluates the symbol error rate perform­
ance as a function of filters and loop interactions and establishes 
the basic baseline performance. Another group of experiments 
evaluates the effects of limiting, removing and unbalancing filters, 
bandwidth variations, and channel equalization on overall perform­
ance. A third series of experiments evaluates system behavior in 
the presence of signal transients. A fourth group of experiments 
evaluates the effects of PN/Costas loop sweep interactions on system 
behavior. The final group of experiments investigates PN acquisition 
behavior in the presence of excessive amounts of code doppler. 
Section 7 sunmnarizes the total Phase I system engineering 
and programming effort. A series of appendices containing further, 
more detailed, software documentation are to be found in Volume I. 
-5­

SECTION 2 
PN SUBSYSTEM - LINCOM DESIGN 
2.0 	 Functional Description 
The RF front end and PN Subsystem are shown functionally in 
Figure 2. 1. The incoming spread signal plus noise is passed 
through a variable gain amplifier and RF filter. The power level 
at the output of the filter is held constant by continuously adjusting 
the amplifier gain via a noncoherent AGC. The filter output is 
injected into a PN despreader which correlates a locally generated 
replica of the PN waveform PN(t) with the incoming signal and provides 
to a microprocessor a voltage level which is a measure of the degree 
of correlation of the two waveforms. The microprocessor, in turn, steps 
the local PN generators code phase until correlation (PN alignment) is 
detected. A delay locked loop is then used to further adjust (fine tune) 
the local code phase so as to maximize the correlated signal 
seen by the Costas loop and data detector subsystem. 
2,1 	 PN Acquisition Hardware and Logic 
The PN acquisition hardware and logic are shown in Figure 2. Z. 
The input to this module is the correlated signal plus noise waveform 
at the Zn d IF frequency of 80 M1-Hz. This signal is filtered by a 
relatively narrowband IF filter, envelope detected and integrated over 
an interval T. At the sampling times the integrated output is A/D 
converted and transferred to the microprocessor. The integrator is 
then quenched. In the microprocessor the samples are compared to a 
threshold times an estimate of the noise power to determine the 
absence/presence of PN sync. The comparison algorithms as well 
as the algorithms used in obtaining the noise ,estimate are programmed 
into the microprocessor. 
-6­
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2.1.1 	 PN Synchronization Algorithms 
The sync algorithms implemented in the LinCom design are 
presented in flow chart form in Figures 2.3 and Z. 4. In the 
acquisition mode, the noncoherent output of the PN hardware is 
integrated over a duration T I . This integrated output is then 
compared to a threshold TH 1 times the estimate of the noise 
power. If the threshold is not exceeded then the noise estimate is 
updated, the delay locked loop is reset, the PN code moved I/Z chip, 
and the search continued. If the threshold is exceeded, the output 
is. integrated over a second time interval T1 and another sync decision 
is made. Failure to obtain two hits in a row causes the code search 
to continue, with the noise estimate updated and the delay locked 
loop reset. Successfully obtaining two hits in a row initiates a 
sync verify operation with the threshold changed to TH 2 and the 
integrate time increased to T 2 . If the integrated output does not 
exceed the new threshold then failure to verify sync causes the 
resetting of the delay locked loop and the code chip search to 
continue. Once sync has been detected and verified, the Costas 
loop sweep starts and the tracking mode is entered. 
In the tracking mode, a third threshold value, TH 3 is used (very 
low false alarm rate) with the integration time maintained at its 
present value of T. The delay locked loop bandwidth is gradually
. 
narrowed. The system remains in the tracking mode as long as sync 
is found at least once in 20 trials. This provides a rather stiff fly 
wheel action which is required because of the rather large acquisition 
times inherent in operating at GIN 0 values less than 50 dB. Rapid 
fades 	 and the bandwidth reduction process will not cause unwarranted 
loss 	 6f sync. 
-9­
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2.1.2 Noise Estimate Algorithms 
Obtaining a good solid noise power measurement is cxitical 

because of the low GIN 0 values in which the system must operate. 

Common hardware is used to estimate both the signal plus noise 

power and the noise power. The algorithms to accomplish this 

are shown in Figures 2.5 and Z. 6. As can be seen from Figure 2.5 
sync will never be found on the first decision in acquisition. On the 
n d z through 16t h pass, sync is possible, with the noise estimate 
being averaged over successive samples. After the 16t h sync 
decision the noise estimate is no longer updated by averaging but by 
a 	 recursive filter technique which weights the most recent samples 
more heavily = 1()(1Th)s.(k-i)]s(k) . In acquisition each time ai=0l66 
sync indication occurs the value of s. is saved. If the sync indication 
is not verified and the system does not enter the tracking mode then 
these saved values are included in updating the noise estimate. Once 
PN sync is found the algorithm used to obtain the noise estimate is 
shown in Figure 2.6. Every 64 sampling times, the PN code phase 
is shifted a half code cycle and 16 consecutive samples are averaged 
to obtain a new noise measurement. 
2.1.3 Acquisition Performanc-e 
Curves of theoretical average acquisition time, Tacq, versus


C/N 0 both in the absence and presence of doppler are plotted in


Figure 2. 7. These curves are based on the closed form expression


T 	 = (2-PjT 
acq, Zp e 
where T is the effective time to completely cycle all the code phase*
e 
positions once in the absence of signal and is given by


2 x 20 4 7T D


Te = l - 2 AfTD
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where Af is the doppler offset and TD is the equivalent dwell time 
at each code position and which for the search algorithm selected 
is given by 
T T~.T 2T D T I +CcT 1 +a z +a 22 a 24. 5T 2. 
D 1 1 1 +a 1 T 2 +a 1 a 2 2 T 
In the above equation a I is the probability of falsely indicating the 
presence of sync with signal absent on either hit in acquisition 2 
is the probability of falsely detecting sync on the single hit in verify 
and 	 24.5 T2 represents the average time it takes to discover that 
the 	 system has falsely entered the tracking mode. The parameters 
T and T z are as defined in section 2. l.1. The probability p is 
given by 
p =2 	 ) 
where P, is the probability of missing sync with the signal present 
in acquisition and PZ is the probability of not verifying the occurrence 
of sync. For the theoretical curves of Figure 2.7, al = " 1, a2 = . 01, 
T = .9 ms and Tz = 3.6 ms. The corresponding threshold settings 
were THI= 1.056, TH2 = 1.028 and TH 3= 1.051. In generating 
these curves a . 5 dB loss was allocated to the RF filter front end 
and 	 a single hit per code cycle was assumed; the hit occurring when 
the relative code phases were offset a chip (2.5 dB fixed loss). 
The 	 effect of the recursive filter on the noise estimate and the 
true 	 delay lock loop behavior are not reflected in these curves. 
2. 	 Z Delay Lock Loop Hardware 
A T-dither delay lock loop (shown in Figure 2.8) has been 
selected for simulation. This implementation has poorer theoreti­
cal performance than the more conventional types of delay lock­
loops, but is less complex from a hardware point of view and is 
also less sensitive to equipment degradations due to the commonality 
-16- ­
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of circuits. A dither signal, shown in the figure, shifts the PN


generator +AT from its nominal code phase, which in turn provides


early and late estimates of the correlation voltage. The polarity


of the correlation voltage entering the loop filter is also switched


at the dithering rate. The net effect is to produce a low frequency


signal that drives the VCO until the early and late correlation


voltages are of equal magnitudes. In the absence of RF front end


and transmission degradations this condition maximizes the peak


correlation voltage, hence the signal levels, seen by the PN


acquisition, carrier recovery, and bit synchronization hardware. 

A noncoherent detection of the correlated signals, consisting


of a bandpass filter and envelope detector demodulate the early/


late correlation voltages. A 550 KHz, 2 pole low pass equivalent,


Butterworth bandpass filter is used. The static offset resulting


from code doppler is reduced to zero by using a loop filter with


stransfer function (rZs+l)/Ti . In acquisition the T-dither loop noise

bandwidth is 200 Hz with a . 707 damping factor for an input C/N 0

of 48.3 dB. The charge on the loop filter capacitor is quenched by

the microprocessor each time a move to a new code cell position

commences. The code phase is dithered a half-chip in either direction 
from nominal at a rate equal to a quarter of the IF filter bandwidth 

(BTD = 4). 

2. 2. 1 Loop Behavior 
Loop jitter versus GIN 0 is plotted in Figure 2.9. Note the large 
amounts of jitter at the C/N 0 values of interest. The transient response 
of the loop to a chip step change in phase plus a 300 code chip doppler 
offset at an input C/N 0 value of 48.3 dB-Hz is plotted in Figure 2 . 1OA. 
Even though the loop can respond and track doppler the randomness 
-18­
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of the noise eventually walks the system out of lock. For the case 
shown this occurs at about 35 milliseconds and highlights the need 
for bandwidth reduction, once PN sync has been found. Figure 2. lOB 
illustrates the behavior of the loop with the bandwidth cut suddenly 
by a factor of 10. This occurs after approximately 18 milliseconds. 
Note how the loop quiets down and slowly drifts to a very low phase 
error. However, if one switched bandwidths at 26 milliseconds 
instead of 18, as shown in Figure 2. 10C, note what happens. The 
loop goes out of lock with a response time set by the lowered band­
width, i. e., very slow but steady. The magnitude of the transient 
response due to switching bandwidths, depends upon the signal to 
noise ratio, the magnitude of the bandwidth change, and most 
importantly the charge on the loop filter at the switching instant. 
In Figure 2. 1OB the loop was switched at the instant when the 
slowly 	 varying filter capacitor voltage drifted through its mean 
value. In Figure Z . 10C the ioop was intentionally switched when 

the capacitor voltage, tracking the in-band noise, drifted .2 volts 

higher than the mean. Figure 2. 1OA demonstrates the requirement 
for bandwidth switching in a system such as ours which operates in 
deep noise. Figures 2.1 OB and 2 . 100 serve as best and worst case 
examples of the effects of such a switching on loop behavior. 
2. 	 2.2 Bandwidth Reduction 
An experiment was performed to evaluate two bandwidth reduction 
techniques. The experiment consisted of repeatedly activating the 
1 -dither loop with an initial .25 chip phase offset and 300 code chips 
of doppler and evaluating its behavior as a function of bandwidth 
reduction algorithm and signal to noise. The two algorithms used 
are shown in Figure 2. ll. Algorithm #1 abruptly reduced the 
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ALGORITHM #1 - ABRUPTLY REDUCING BANDWIDTH BY A FACTOR OF TEN
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ALGORITHM #2 - STEPPING BANDWIDTH DOWN 4 TIMES 
EIGURE Z.11. BANDWIDTH REDUCTION ALGORITHMS. cLlnCom 
bandwidth to a tenth its initial value 15 milliseconds after the start 
of acquisition. Algorithm #2 halves the bandwidth 15 milliseconds 
after the start of acquisition, waits 10 milliseconds more and again 
reduces the bandwidth by a factor of 2, waits 20 more milliseconds 
and again halves the bandwidth, waits another 40 milliseconds and 
cuts the bandwidth to a final value equal to 1/16 of its initial value. 
The initial bandwidth was 200 Hz at a C/N0of 48.3 dB-Hz with 
a . 707 damping factor. This corresponds to a 333 Hz bandwidth 
and a damping factor of 1 at the system design point C/N 0 of 
51.3 dBf-Hz. During the stepping procedure the damping factor 
remained unchanged from its initial value. 
Twelve trials were made at each of two G/N 0 values, for 
each of the two algorithms. Identical noise samples were used 
during each trial for testing all 4 combinations of C/N. and 
algorithm. The noise from trial to trial differed. This allows one 
to make a relative evaluation of performance without excessive 
amounts of testing. The results of the experiment are tabulated in 
Table 2.1. The superiority of stepping the bandwidth 4 times as 
opposed to abruptly can be seen from the data. In either case the band­
width reduction does not completely remove the possibility of walking 
out of sync. It just reduces the probability of it happening. The 
superior algorithm of stepping the bandwidth 4 times instead of 
abruptly was selected for implementation in the system simulation. 
In acquisition the loop noise bandwidth in ZOO Hz with a . 707 damping 
factor and is reduced in four steps to IZ. 5 Hz in tracking, 
2. 3 Loops Impact on Acquisition Time 
The theoretical curve of T vs C!N 0 of Section Z. 1. 3 is redrawn 
as curve #1 in Figures Z. IZ, 2. 13 and Z. 14 for the conditions of 0, 
+300 and -300 code chips/sec of doppler. As previously stated these 
were generated at the subsysternlevel with a flat Z.5 dB loss allocated. 
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G/N 0 Number ofTrials LoQp Number ofTrials Loop Number ofTrials Sync 
dB-Hz- Walked Out of Walked Out of Would be 
Sync Prior to Sync Prior to Eventually 
First 15 ms 200 ms Test Lost 
Duration (Predicted) 
48.3 3 8 12 
51.3 1 0 1z 
48.3 3 9 9 
51.3 1 2 2 
48.3 3 3 3 
51.3 1 2 2 
TABLE 2.1. BANDWIDTH REDUCTION EXPERIMENT. 
Condition 
No Bandwidth 
Reduction 
Trials = 12 
Bandwidth 
Cut by Ten 
Trials = 12 
Bandwidth 
Stepped 4 Times[ 
Trials = 12 
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to the degradation associated with T -dither loop hardware. The 
true overall acquisition performance differs from these curves. 
The effects of the loop-jitter and transient characteristic during 
the locking interval will degrade performance as a function of 
GIN 0 and code doppler. However this performance loss will be 
offset by the fact that more than one chance to acquire 
sync exist during a single sweep and that the initial phase is random 
in nature and not the fixed .25 chip worst case offset (2.5 dB loss) 
assumed in generating curve #1. The actual impact that the Loop 
has on performance is plotted as curve #2 in the three figures. At 
all but low C/N values actual performance is better than that pre­
dicted by curve #1. At C/N values below about 48 dB behavior 
becomes worse than that predicted by curve #1. 
As stated in the phase I report (Section 3.6. 1) curve #2 of 
Figures 2.12 and Z. 14 come close to representing the true overall 
performance of the PN Subsystem. These curves do not however 
reflect the increased mean acquisition time associated with the loop 
walking out of sync prior to completion of the bandwidth reduction 
process. Curve #2 of Figure 2. 13 does not represent true system 
behavior in the presence of positive doppler. 
Z.3.1 Tacq Significantly Reduced in Positive Doppler 
The curves of Figure 2.13 are reproduced in Figure 2.15. 
Curve #1 represents the theoretical prediction of acquisition times 
and curve #Z the simulated results including T -dither loop behavior. 
Curve #2 data was measured by counting the number of chances to 
sync, Ncand the number of time sync occured, N s . For zero or 
negative doppler this technique is quite valid and T is given by 
ac 
2N


Tacq = TM(-- -i) 
c 
-28­
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where T M is the mean acquisition time in high signal to noise. To 
account for positive doppler N and N must be replaced by N', 
the number of code cycles measured and N st the number of times 
sync occurred within a code cycle. With the simulation modified 
to measure N' and N? predicted performance is 6hown by curve 
c s 
#3. The significant performance improvement will be explained with the 
aid of Figure 2. 16. This figure displays curves of code-phase (relative to 
a nominal PN code generator with its clock set at exactly the chip 
rate versus tine. The smooth curve represents the incoming PN 
pattern offset by +300 Hz of code doppler with time zero adjusted to 
produce an initial phase position of"'199 chips measured from the 
stationary reference. The other curve represents relative phase of 
the locally generated replica which is being stepped by microprocessor 
command and jittered via delay lock loop action. The spike marks a­
long the. bottom represent microprocessor sync indications. Priorto 
50milliseconds these are indications of false sync as the code phases 
are not aligned. At about 60 milliseconds the local code phase has 
been stepped into the region where sync is possible. Now notice 
what happens. A number of first hit indications occur. At each of 
these stepping ceases, with the microprocessor searching for 
additional hits before true sync can be verified. At a C/N 0 of 
48.3 dB -Hz going all the way through verification has a low 
probability of occurrence and thus when sync is not declared 
resetting of the local code phase occurs and the search continues. 
Meanwhile the transmitted code phase has been advancing due to 
doppler (minimum increase slightly over . 5 chips). The net effect 
is to produce a region lasting over many chip intervals where the 
local phase is trying to catch up to the transmitted code phase. In 
the figure a total of 7 chances to sync occurred before the local 
code advanced past the transmitted one and sync was no longer poss­
ible on this particular PN cycle. 
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Experiments conducted in generating data for Figure 2.16


and curve #3 of Figure 2. 15 used an ensemble estimate of


noise power.


2.3.2 Recursive Filter Noise Estimate Effect on acq 
The noise estimate algorithm used in our simulation was described 
in Section 2.1. 2. Curve-#4 of Figure Z. 15 includes its effect on acqui­
sition performance for positive doppler. Degradation attributed to 
this algorithm can be measured by comparing Curve #3 and curve #4. 
An explanation for this reduction in performance will now be presented 
with the aid of an experiment designed to observe interactions between 
the loop, sync detector voltage, and noise estimate. Figure 
2. 17 displays integrate and dump voltage used for sync detection and 
threshold times noise estimate as a function of time. Pn code search 
is assumed to commence at time zero. The figure starts at Z. 89 
seconds with the microprocessor having stepped our local code phase 
to near PN alignment. Up to about 21. 93 seconds the sync voltage 
represents noise which from a close study of Figure 2 .17 periodically


exceeds threshold. These false sync indications are ignored as sync 
fails to be verified. Note the correlation between signal and noise 
estimate during this time interval. Large variations in output 
voltage visibly changing our noise estimate. At about 21.93 seconds 
code alignments occurs and sync is detected and verified. Note the 
drop in threshold times noise estimate which occurs during verify andis 
caused by a lowered threshold value (TH 2). Immediatelyoafter sync is 
verified the loop bandwidth starts to narrow and a higher threshold 
TH 3is selected. TH 3 causes the noise estimate waveform to 

jump back up where its remains unchaniged until about 22 seconds. 

Unfortunately during bandwidth switching sync was lost as can be 
observed by the drop in output voltage below the noise estimate. 
It takes until 22 seconds for loss of sync to be detected, at which 
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point our noise estimate is updated and the search continues. Note 
an increased threshold times noise estimate after update, the new 
estimate being contaminated by the correlated signal.$ 
Between 22 and 22,48 seconds the code phases stay nearly aligned 
by the action'described in section 23. 1 . Each time a hit occurs but 
is not verified the updated noise estimate is biased upward due to signal 
correlation, making it increasingly difficult for sync to be verified. 
This lifting of our threshold within the sync region causes the 
degradation observed in curve #4 of Figure 2 .16. In Figure 2 .17 
sync is finally achieved after 22.48 seconds even with the relatively 
large noise estimate shown. 
2.4 PN Subsystem Integrated Performance 
Curve #2 of Figures 2.12 and 2.14and curve #4 of Figure 2.16 
come close to representing true overall acquisition performance at 
the subsystem level. They include effects of loop behavior, noise 
estimate and sync algorithms, RF and IF filter degradations and 
doppler. One additional factor, loop bandwidth reduction, is still 
to be considered. Data listed in Table Z. 1 indicates a 25% and 16% 
probability at respectively 48.3 and 51.3 dB-Hz, that sync will be 
lost during our 4 step bandwidth switching process. True overall 
predicted acquisition performance which includes bandwidth reduction 
behavior is shown in Figure Z .18. 
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SECTION 3 
PN 	 SUBSYSTEM - NASA DESIGN 
3.0 	 Introduction 
The PN Subsystem discussed in Section 2 was based on a 
LinCom design developed during our Phase I simulation effort. 
Concurrent with this effort, Harris , Inc. designed and constructed 
an actual hardware despreader which is identical to that simulated 
except for a series of sync algorithms. This section describes a 
stand-alone PN despreader simulation software package, incorpor­
ating the algorithms employed by Harris, It is intended for 
use by NASA in supporting evaluation and testing of the actual 
hardware. 
3.1 	 Sync Algorithms 
The algorithms shown in Figure 3 . 1 have been programmed into 
the simulation. These algorithms were obtained from an internal 
NASA paper outlining the proposed testing of the ESTL spread spectrum 
modem. 
3.2 	 Software 
Two independent software programs are required for simulating 
the actual hardware. The first of these generates and stores on disk 
a large number of samples of the PN acquisition hardware output 
(see Figure 2.2 ). This program is run only when the IF filter 
bandwidth or the basic search state integration time (K in Figure 3. 1) 
is varied. The second software program, employing Monte Carlo 
type techniques, use these stored samples to predict ESTL modem 
behavior. A basic software restriction, one also placed on 
the hardware, is that the check and lock mode integration times 
be multiples of that of the search mode 
-36­
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3.2.1 Program Generating PN Acquisition Output Samples 
A high level flow chart describing this program's operation is 
shown in Figure 3.2. A mor e detailed flow chart and program listings 
are to be found in Appendix A. 
3. 	 Z. 1. 1 Input Parameters 
A single data card is used to input all parameters via-the 
following call: 
READ 11, NTIME, NXX, NYY, BITRAT, BIFZ 
In the above NTIME is the number of samples per bit, NXX is the 
number of bits integrated over (equal to the integration time 
multiplied by the symbol rate), NYY is the number of integrate 
and dump outputs stored, BITRAT is the symbol rate, and BIF2 is 
the IF filter noise bandwidth in Hz. The following format must be 
used to input this data: 
11. FORMAT (3110, 2r 0. 2) 
Please note that signal to noise ratio is not an input parameter. It 
is however accounted for within the program. 
3.2.1.2 	 Output Data 
The Integrate and dump output sample for 19 values of C/N 0 
are written on file #3 with the following statement: 
WRITE(3) Y. 
In addition, all values of Y for all samples are printed out, along 
with the input data read. 
3.2.2 	 PN Despreader Simulation Program 
For programming purposes, the despreader hardware is 
partitioned into 4 major elements as follows: 
Noncoherent Correlation/ - SUBROUTINE PNACQ
 

Delay Lock Loop Interface


'-Dither Loop and RF Filter - SUBROUTINE LOOP


I &D Output Generation -- SUBROUTINE THRESH


Microprocessor : SUBROUTINE PNMON 
-39­

At each decision time subroutine P NACQ obtains a random sample 
representing an I & D output value modified by the loop action via 
calls to subroutines Loop and THRESH. It then passes this 
information to the microprocessor via a call to subroutine PNMONI. 
Subroutine LOOP simulates the effects of r-dither delay lock loop action 
on the correlation voltage. Information from LOOP is passed to sub­
routine THRESH which randomly selects an I & D output sample 
from a file that has been generated earlier during the execution of 
the program described in section 3.2. 1. This sample is then 
modified by our desired signal to noise and the information generated 
in subroutine LOOP and passed back to subroutine PNACQ. The 
above mentioned interactive process is shown in flow chart form in 
Figure 3 . 3. A more detailed set of flow charts and program 
description can be found in Appendix A. 
3.2.2.1 Input Parameters 
Five groups of parameters are inputed via data cards. The


first data block,consisting of the following three cards andassociated


parameters is called from the main program.


CARD 1: CODDOP, BITRAT, BWPNAC, RFBW


CARD 2: THPI, THPZ, THP3


CARD 3: TSl, TS2, TS3


In the above CODDOP is the code doppler in chips per second, BITRAT 
is the symbol rate in symbols per second, BWPNAC is the Acquisition 
Hardware IF bandwidth in Hz, and RFBW is the RF bandwidth in Hz. 
THPl, THPZ, and THP3 are the search, check, and lock threshold 
paramheter and correspond directly with the hardware thumb wheel 
settings labeled DS, Dc, and DL(see Figure ,1). TSI, TSZ, and 
TS3 are the search, check, and lock integration times in seconds and 
correspond to K/3Z000, KS /32000, and KS /32000 where S and S 
C I-L 
 C
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READ INPUT PARAMETERS INITIALIZE 
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CALL PNMON 
CALL PNACQ 
CALL LOOP 
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FIGURE 3.3 HIGH LEVEL FLOW CHART OF PN DESPREADER 
PROGRAM.
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are integers greater than 0. Unlike the hardware, X/32000 = TSI


should be an integer multiple of BITRAT if exactness is desired.


The second data block consisting of the following single card


and parameters is called by subroutine PNMON.


CARD 4: NOEST, NJPCYL, IOPT9, TINC9, NCHCL, NLCL


In the above NOEST is the noise estimate option (=0 for recursive 
noise estimate algorithm, =1 for ensemble noise estimate), 
NJPCYL is the sweep/step option. If NJPCYL = 0 the program 
sweeps only through a narrow window centered about the true sync 
position and thus measures the probability of synchronizing on a 
single sweep, p. If NJPCYL = 1 the program continuously sweeps 
through all code cells and thus measures T directly. To reduceacq 
computer execution time one would normally run the program at a 
high value of C/N with NJPCYL = 1, thus'evaluating TH For0 acq" 
low values of C/N 0 NJPCYL is set to zero and the acquisition time 
is evaluated using 
T T 
acq p acq 
IOPT9 is a loop option, with IOPT9 = 0 the loop is activated, if 

I OPT9 = 1 the loop is bypassed.- TINC9 is the search window size, 

with TINC9 = 5 the window is narrowed to a 4:. 25 chip interval allow­

ing only a single chance to sync each sweep or step trial. Normally 

TINC9 is set equal to 10 corresponding to a :. 5 chip window and 

thus allows for a multiple number of hits per trial. NCHCL is the 

number of stages in the check mode (corresponds to NC of Figure 3. 1). 

If NCHCL = 0 the check rhodeis bypassed. NLKCL is the number of 

stages in the lock mode (corresponds to NL of Figure 3. 1). 

The third data block consisting of the following single data card 
and associated parameters is called by subroutine LOOP. 
-42­

CARD 5: 	 DLLZET, DLLBLL, CODDOP, ONO, DLLBIF,


IC OMM


DLLZET is the loop damping factor, DLLBLL is the loop noise band­
width in Hz. The LOOP program automatically adjusts to give a 
DLLBLL Hz bandwidth at a 48.3 dB-Hz C/N 0 value. CODDOP is as 
previously defined. CNO is the input CIN0 value. This value is 
degraded,internal to the program,by . 5 dB to account for RF filter 
loss. DLLfIF is the r-dither loop IF bandwidth in Hz. ICOMM 
is a noise option parameter. With ICOMM = 0 noise is added to the 
signal, with ICOMM = I loop operation is in the absence of noise. 
The fourth data block consisting of the following single data 
card and associated parameters is called by subroutine THRESH. 
CARD 6: 	 ATTN, TS1, TSZ, TS3, BWPNAC, IOPT 
ATTN is the input C/N 0 value equal to ONO (see card 5). TS1,TSZ, 
TS3,BWPNAC have been previously defined. IOPT is a loop option, 
and must have the same value as 1OPT9 which was previously described. 
The last data block contains a single parameter on a single data 
card, IOPT, whose value is as defined above. The reader will note 
that a number of parameters have been duplicated on one or more 
data cards. This action has been taken for programming convenience 
and ease in disassembling these subroutines for other study efforts. 
As a summary, exercising the program requires 7 data cards. 
Their order and formats are: 
#1 READI, CODDOP,BITRAT,BWPNAC,RFBW


1 FORMAT (3F10.Z, IF15.Z)


#2 AEAD2, TIUPI, THP2, T-P3


#3 READZ, TSI, TSZ, TS3


2 FORMAT (3F10.6)
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#4 READ3, NOEST, NJPCYL, IOPT9, TINC9, NCHCL, NLKCL 
3 FORMAT (315, IF10. 5, Z15) 
#5 READ4, DLLZET, DLLBLL, CODDOP, CNO, DLLBII7, COMM 
4 FORMAT (4FI0.5, I-Fi0 2,41-I5)­
#6 READS, ATTN, TSl, TSZ, TS3, BWPNAC, IOPT 
5 FORMAT (4F10. 5, 1FIO. Z, 115) 
#7 READ6,IOPT 
6 FORMAT (115) 
3. Z. Z. Z Output Parameters 
After each successful sync attempt, statistics on the number of 
false entries into the lock and check modes and number of trials to 
sync aige outputfed. In addition, the following line of print is typed 
each successful trial: 
PRINT 5, SUM-TIM, TIME, ALTOTE, NLTOTE, SUMSWP, SUMSTP 
In the above SUMTIM is the accumulated time to sync, TIME is the 
time to sync on previous attempt, ALTOTE is the number of success­
ful sync attempts, NLTOTE is the total number code cycles searched 
SUMSWP is the average time to*sync (Taq), and SUMSTP is the 
average number of code cycles required to sync (I/p). 
3. Z. 2.3 options 
The seven option parameters discussed above allow for a wide 
range of PN despreader performance studies. Subsystem behavior 
as functions of noise estimate, loop operation, single or multiple 
hits per epoch can he easily evaluated via data card changes. 
3.3 	 performance 
As previously stated, software described in this section is intended 
for use by NlASA personnel in supporting laboratory testing of the 
Hlarris hardware despreader, Prior to completion of software 
-44­

ACGQUISITION STRATEGY 
SEARCH 	 P = O.12 
T INT =1 millisecond 
Number of Stages = 1 
CHECK 	 pFA =0.0045 
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FIGURE 3.4 EL5TL ALGORITHMS RECEIVED FROM NASA 
PRIEDING PAGM 	 BLANK NOTIL 
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3.3.2 Performance Comparison 
The actual simulated performance with the loops activated is 
shown in Figure 3.7. Also plotted are the measured data points 
reproduced from Figure 3. 5 and the correct theoretical curve 
(loop behavior included as a flat 2. 5 dB loss) of Figure 3.6. The 
results are in excellent agreement. It must be cautioned, however, 
that simulated data should be somewhat different from measured


results because (1) simulation used 550 kHz IF filter bandwidths,


(2) basic integration time parameter (K) was 29 not 32 with simulated 
results slightly scaled, (3) limited number of measurements made 
(at 48.3 dB CIN0 hardware data based. on 15 independent trials, 
software 25), (4) experimental accuracy not known and (5) ESTL 
data indicates some nonlinear behavior with signal to noise ratio. 
All of the above factors as well as some not listed reinforce and 
- degrade measurement accuracy to some degree. As an example 
Figure 3.8 illustrates the variation in accuracy associated with (3) 
above. 
LinCom has performed what may be termed a sort of "quick lookt 
experiment. With the exception of possibly (5) above, the varying 
sources of errors can be carefully controlled once the software package 
is delivered to and exercised by NASA in direct support of testing. 
It is expected that excellent agreement will be found between simulated 
and measured data over a wide range of algorithms. 
3.3.3 LinCom vs ESTL Algorithms - No Doppler 
Figure 3. 9 reproduced from page 93, Volume TT of the Phase I 
report represents the performance of the LinCom algorithm. A 
comparison of the relative difference between the theoretical and actual 
(loop activated) performance curves of Figures 3 .7 and 3. 9 indicates 
that the ESTL algorithm using up/down counters is superior to LinCom's 
-4'9­
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use of reset counters when loop behavior is considered. It is also


worth noting that any theoretical calculation which does not model


loop behavior correctly will not predict true performance.


3.3.4 LinCom vs ESTL Algorithm - Doppler 
At the time of this writing the Harris unit is not capable of 
operating with doppler due to a bandwidth switching problem, so 
that no measured data is available. The simulated performance 
with +300 code chips of doppler is shown in Figure 3. 10,with 
extremely poor operation indicated. Only a limited number of samples 
were used in generating this curve as it is apparent that the algorithm 
and/or threshold settings must be changed. It is felt that when suitable 
algorithms or thresholds are selected the no doppler performance will 
be somewhat degraded. 
The poor performance with doppler can be understood by compar­
ing the theoretically predicted results shown in Figures 3.7 and 3.9 
at a high value of GINO The LinCom algorithm has a mean time to
. 
acquire of about Z. 35 seconds, corresponding to a mean time to dwell 
at each search position of, 
T ( = 1. 15 milliseconds;TD = (Z)(2047) 
that of the ESTL algorithm is


(2)(3.5 ( . 903x10 3!


TD 2)Z047) < (.x10 3 ) = 1.54 milliseconds.


With Af of doppler, effective dwell time is increased by 
TTDE

 D-ZAfMTr 
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A value of TD of 1. 54 milliseconds is much too high and must be 
reduced by increasing the thresholds (reduce false alarms) or by 
adding more stages to the search state. 
The effects of loop behavior with and without doppler and the 
multiple hits available per epoch with positive doppler can be seen 
from the data displayed in Table 3. 1. The following points are 
notable: 
I. A comparison of N for 0 and -300 Hz doppler indicates 
the degradation associated with loop behavior under 
stress.


2. 	 A comparison of N for +300 and -300 Hz of doppler 
illustrates the marked improvement due to the multiple 
changes to synchronize with positive doppler. 
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TABLE 3. 1. 	 MEAN NUMBER OF CODE CYCLES SEARCHED 
TO SUCCESSFULLY SYNCHRONIZE AT A 
C/N 0 of 48 dB-Hz - ESTL ALGORITHM. 
DOPPLER 	 N­

0 	 3.4 
+300 	 1.5 
-300 	 13.7 
10 Trials per 	 Measurement 
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SECTION 4 
SYMBOL SYNCHRONIZER SUBSYSTEM 
4. 0 	 Introduction 
A somewhat idealized temporary symbol synchronizer, not 
capable of operating in deep noise, was included as part of the 
Carrier Recovery Subsystem during the Phase I effort. Its purpose 
was to evaluate the effects that carrier recovery hardware 
and PN despreader equipment has on symbol errot rate perform­
ance. A Symbol Synchronizer Subsystem (SSS) capable of tracking 
the Manchester encoded symbols in deep noise has been developed 
to replace the previous temporary design. This subsystem is 
simulated in Subroutine SSS. Section 4.1 describes the trade-offs 
that went into selecting the hardware implementation. A description 
of how this implementation achieves the symbol synchronization and 
data detection functions will be found in section 4.2. The analyses 
associated with predicting theoretical performance is documented 
in section 4. 3. Section 4.4 contains a description of a series of 
experiments used to v~rify and validate the simulation. The developed 
software is discussed and documented in section 4. 5. 
4. 	 1 §ymbol Synchronization Techniques and Tradeoffs 
Our selected, approach for the hardware simulation is an 
all-digital implementation incorporating a digital data trans­
tion tracking loop, Reference 1. This section presents the trade­
offs which led to this approach. The following sections discuss 
the inherent problems and approaches to providing symbol 
synchronization for coded communication systems which must give 
near optimum performance at low SNR's. 
The classes of symbol synchronization systems covered in 
the discussions are­
-57­

oHarmonic gene rating/tracking symbol synchronizers 
oMAP symbol synchronizers 
9A class of early-late gate type symbol synchronizers (absolute 
value, least of squares, I-0 loops) 
@I-0 loop symbol synchronizers 
eDigital data transition tracking loop synchronizers 
wSymbol sync systems operate in two distinct modes: the signal 
or sync acquisition mode and the synchronous or tracking mode 
(Reference 2, Chapter 10). The signal acquisition mode rela'es to 
system performance during the time the clock signal is being 
established, while the tracking mode relates to system performance 
as data detection is being accomplished. Each mode has fundamental 
physical restrictions and characteristics. The best performance 
is achieved when these two modes of operation are as independent as 
possible. Performance indices are different for the two modes. 
Those considered in the following discussion are: 
Sync Acquisition Mode Synchronous or Tracking 
*Sync acquisition range *Symbol.sync jilter 
*Sync acquisition time *Symbol slippage rate 
*Probability of sync acquisition *Symbol error probability 
degradation 
*Cost/Complexity of hardware oSlatic phase error 
*Cost/Complexity of hardware 
Symbol synchronizers can be implemented with either analog 
or digital circuits. The performance of each has been compared 
and it can be shown to be approximately equal, with the digital 
implementation exhibiting only a very small degradation in accuracy, 
Ref. 4. The advantages of digital mechanization are stability, 
accuracy, and reliability. 
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4. 1. 1 Harmonic Generating-Tracking Symbol Synchronizers 
Perhaps the oldest approach to the problem of producing 
symbol synchronization from the information bearing signal is 
illustrated in Figure 4-1. Since symbol sync information is 
Input-----' Filter Nonlinearity F 	 Loop FiltFerlteTo Bit Detector 
Recovered 
Clock 
Figure 4-1. 	 Simple Rectifier-Filter Type Symbol


Synchronizer.


carried in the data transitions, a nonlinear operation (e. g., a 
differentiating circuit followed by a rectifier) can be used to 
generate a clock component whose strength depends upon the data 
transition density, the signal data power, and the bit rate. For 
Manchester encoded data, the ratio of the power in the clock com­
ponent to the total data power is given by 
pc 37 	 1 p) & 2 
Ptotal 
where p is probability of occurrence of a "I, in the data stream 
and )? is the bit rate. The unfortunate feature of such a system 
is that the differentiation of a noisy signal produces a noisier signal 
and also generates a sizable self-janming/self-noise component 
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whose power 	 is also proportional to the bit rate squared. For 
high input SNR's and fixed data rate signals, such as high-rate 
QPSK where 	 Eb IN = 5 to 10 dB and the data rate is fixed, the 
thermal effects and the self-noise generated can be simultaneously 
tolerated. However, at low input SNR's, Eb/N 0 <3 dB, the self­
noise term and thermal noise term are of the same order and 
marked degradation (6 dB) in system performance results. Thus 
at high noise levels relative to that of the data signal, the data 
transitions are erroneously generated, and the phase-locked 
oscillator tends to follow the noise rather than the clock component. 
An alternate harmonic tracking symbol synchronizer is illustrated 
in Figure 4-Z. The noise performance of.this type of symbol 
input 'irtopFle		 eIDelay T/2--] 
~Recovered 
Clock 
Figure 4-2. 	 Symbol Synchronizer for Digital Data and


High SNR.


synchronizer is known to be superior to that of Figure 4-1 as the 
operation does not depend on the data transitions of the signal 
component directly. The synchronizer does, however, exhibit a 
sharp performance threshold for low input SNR's due to the product 
of the noise with its delayed version. Superior noise performance 
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can br obtained from the symbol synchronizers discussed below, 
and no further reference will be made to this class. 
4. 1 . Symbol Synchronizer Based Upon MAP Estimation Theory 
The process of extracting the necessary timing from the inform­
ation-bearing waveform for coherent detection of the digital stream 
has been referred to as "data derived sync" or "self-sync". The 
problem of estimating symbol sync from a received signal-plus­
noi -e can be optimally handled using the theory of maximum 
likelihood estimation for an unknown parameter in Gaussian 
noise (Reference 3, Chapter 9). In this theory one assumes 
complete knowledge of an observed sequence of K data bits and 
proceeds to arrive at the maximrnu likelihood estimate of bit sync. 
A practical interpretation of this in the time domain suggests 
correlating the received signal with a stored replica of the basic 
received pluse shape and taking the log hyperbolic cosine of this 
result and accumulating these values over all possible bit sync 
possibilities, The value which yields the largest accumulated value 
is then declared the best symbol sync estimate. 
Unfortunately, this approach to symbol sync, suffers from two 
difficulties. First, the values for the symbol sync epoch take on a 
continuum of values over the bit duration. To practically apply this 
theory to the development of a practical PCM bit sync system, one 
must quantize the interval [0, T] into a number of levels and perform 
a parallel search procedure over these allowable bit sync positions. 
Needless to say, a parallel search is prohibitive of equipment 
while a serial search is prohibitive in terms of bit sync acquisition 
time. The second disadvantage of applying this theory to the 
development of a practical symbol sync system has to do with the 
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fact that it is open loop, i.e., no provision is made in the theory 
for operationin the tracking mode. The symbbl sync jitter perform­
ance of the optimum maximum likelihood estimate synchronizer in 
terms of the ratio of energy per bit to noise spectral density (ST/N 0 ) 
for various values for K nd various pulse waveform shapes is given 
in Reference 3, Chapter 9, pp. 420-429. 
To include the tracking function into the requirements of a 
symbol sync system, various authors (Reference 3, Chapter 9) 
propose tracking the symbol sync with a closed loop system whose 
error signal, generated from the open loop maximum likelihood 
estimate, is used to control a vaoltage control oscillator (VCO). 
We now discuss a large class of symbol sync systems which are 
based on estimation theory. 
The functional diagram of a closed loop symbol synchronizer 
based on MAP estimation theory is illustrated in Figure 4-3. The 
phase of the timing pulse generator, which controls the start and 
termination of the integrate-and-dump circuits, is bumped every 
T sec by an amount proportional to the magnitude of the gradient of 
the a posteriori estimate of the bit sync epoch e and in a direction 
based on its sign as computed for the previous KT sec. Notice the 
nonlinearity tanh x in the in-phase channel. We note for large SNR's 
that tanh x = sgn x, while for small SNR's, tanh x = x. For high 
SNR's the synchronizer is reminiscent of the classical I-Q bit 
synchronizer. 
Other symbol synchronizers based on MAP estimation theory 
are of the early-late gate type. The functional diagram for an early­
late gate type symbol synchronizer which destroys the data modula­
tion by taking absolute values to generate a tracking S-curve is 
illustrated in Figure 4-4. In Figure 4-5 an early-late gate symbol 
synchronizer with square-law type of nonlirn arity is illustrated. The 
detailed analysis of performance can be found in Reference 3, Chapter 9. 
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pp. 458-466.


P7ase Det oPulse 	 ai n ga o a c Genertor o f elT e ee 
Oilfferentiolor-	 . . . . . . 
Figure 4-3. 	 A Closed Loop Symbol Synchronizer Motivated by 
the MAP Estimation Approach (Taken from Lindsey-
Simon, Chapter 9, Reference 3). 
Figur 4-4 Bl~cDiaramDoian 	 
Typ ofSymbol Synhrnir wt bolt au 
F nciona 	 aly-ilte Gt 
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efeFilter) 
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on the performance measure chosen to represent system behavior. 
For example, during the signal acq-disition mode, the performance 
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--s Wavfr
tbPol
 %¢mua0 
with SqarA-LawType. o Nonlinarit Takefo 
LideySmoChper9 Rfrc 3) 
Lindsey-Simon, CapterRerne ) 
measures are acquisition time and range, and probability of acquisition 
After s~tfbol sync has been acquired, attention is focused on the 
tracking mode where rh1easures such as mean squared bit sync 
jitter, mean time= toiirsL.loss of sync, and bit slip rate becomwe 
s ignifi cant. In the past, several alpproaches have been addressed: 
oAcquiisition mode 
-Choice of the phase detector characteristic to maximize 
Lcquisition range (Cference 9, Chapter 10). 
-§ljoice of -the phase detector characteristic to minimize
acquisition time ( aReference a, Chapters 10 andi).1 

Ctracking Mode 

jtrmniieizlidf iotbth& aa udbirthof tailcof
ahe bsymbot syne 
Orror probability density function (Reference , Chapter 9; 
1,reference CChapterll). 
-Minimization of the k absolute central moment of the 
symboltsyn9 error .pdf (Reference 1, Chapter 10 and II). 
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4.1.4 Digital-Data Transition Tracking Symbol Synchronizers 
A symbol sync system originally proposed by Lindsey and 
Tausworthe, Reference 1 (and now operational in the Deep Space 
Network and elsewhere) for demodulation of coded telemetry 
signals is the digital data transition tracking loop illustrated in 
Figure 4-6. This was based on an optimum design of the phase 
detector in the tracking mode. 
In this design, the input noise-free signal s(t, c ) is a random 
pulse train characterized specifically as the rectangular pulse 
defined by ps(t) = IS for 0 t T, ps(t) = 0 for all other t. The sum 
of this signal plus noise n(t) is passed through two parallel branches, 
which are triggered by a timing pulse generator according to a 
digitally filtered version of an error signal formed from the product 
J / Decision Tiransitio 
K,f( )dt Dece O* Delector 1 
T(t)nit] 
s it) Tinning Og lelo -
fus 	 Pi te r 9leGenertor		 e 
Deloy
.K ( k s4Jrp 
r~F 7.F 3T+t? 4-4 
E+T 
/ t- Q)T4 (l..!D)r 14 (3-)T-
Figure 4-6. 	 The Digital Data Transition Loop (DTTL) (taken 
from Lindsey-Simon, Chapter 9; Reference 3). 
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of the branch outputs. Furthermore, two branches are held at a 
fixed phase relationship with one another -by the timing generator. 
Basically, the in-phase branch monitors the polarity of the actual 
transitions of the input data and the mid-phase branch obtains a 
measure of the lack of sync. The particular way in which these 
two pieces of information are derived and combined to synchronize 
the loop is described in detail in Reference 3, Chapter 9, pp. 
4Z2 -458. 
While the configuration in Figure 4-6 is configured for operation 
on NRZ data it can be reconfigured for Manchester by operating at 
twice the bit rate, i.e., replace T by T/Z in Figure 4-6. 
4. 1.5 Performance Comparison for Various Symbol Synchronizers 
4.1.5.1 Tracking vtode/RMS Symbol Sync Jitter 
In comparing the performance of several different bit sync 
configurations, one must choose a fixed operating condition that is 
common to all. For the comparison we set the SNR Rd = Eb IN = 
-5 dB (-Z dB in a one-half bit rate bandwidth), i.e., the Shuttle 
threshold design point, and considered the normalized rms bit sync 
jitter a.01 as the performance measure. Since it is known (Reference 3, 
Chapter 9) that the difference of square loop performance is inferior 
to the absolute value type synchronizer as well as the digital data 
transition.loop synchronizer, the performance comparison is only 
made here between these tatter two. Furthermore, it has been shown 
(Reference 3, Chapter 9) that the optimum setting of the earlier 
integrator relative to the late integrator in the absolute value 
synchronizer is A0 1 
Table 4-1 compares the rms jitter performance at the Shuttle 
brassboard design point of the digital data transition synchronizer 
to that of the absolute value synchronizer for various normalized 
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Table 4-1. 	 Comparison of the Absolute Value Synchronizer to 
DTTL Synchronizer for Two Different Window Widths 
0 
URZ-L AV, 	 - 1/4 OTI; to 1 1/2 DT,; *1/4 AV (a, 1/4) , 1/4) 
Ad * E/Mo BLT% oXt ox I ox% 360o. degrees 
-5dB 1.0 19.8655 17.586 11.94 43 2.2 di 0.53 dB 
-5dB 0.50 14.0470 12.435 8.44 30 2.2 dI 0.53 dB 
-5dB 0.25 9.9327 8.79 5.97 22 2.2 dS 0.53 dB 
-5dB 0.05 4.4420 3.93 2.67 9 6 2.2d8 0.53 dB 
-5dB 0.0167 2.5646 2.27 1.54 5 5 2.2 d5 0.53 d8 
-5dB 0.0143 2 3743 2.10 1.43 5.14 2.2 dB 0.53 dB 
-5dB 0.011 Z.0940 1.85 1.25 4 5 2.2 dB 0.53 dB 
-5dB 0.010 1.7120 1.53 1.03 3.7 2.2 d8 0.53 dB 
AV * Absolute value synchronizer 
OTTL - Digital data transisLion loop synchronizer 
loop bandwidths; that is, the loop bandwidth times the bit duration 
B T; and two different window widths, g0 in the digital data transi­
tion loop synchronizer. It is significant that: 
eThe absolute value synchronizer rms bit sync jitter is 2.2 dB 
inferior to that of the digital data transition loop synchronizer 
with A =for Rd =5 dB. 
eThe absolute value synchronizer loop rms bit sync jitter is 
0. 53 dB inferior to that of the digital data transition loop 
synchronizer with A0 = I 0 =- R = 0= 0 Zfor =-5dB. 
Therefore, on the basis of this performance measure the digital data 
transition tracking loop synchronizer is the recommended.mechaniza­
tion and was selected for the hardware simulation. 
4. 	 1. 6 Acquisition Performance Comparisons for the DTTL and 
Absolute Value Type Symbol Synchronizers 
This section compares the acquisition performance of DTTL 
and absolute 	 value synchronizers. Since the theory of signal 
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acquisition in the presence of noise is not complete, we present 
here the key results obtained by computer simulation. Here 
acquisition time was determined as a local clock frequency. The 
time to acquire was defined as the time to stop slipping cycles plus 
the time for the loop to settle in phase to 5% of a bit period. Figure 
4-7 plots the acquisition performance of Ihe two bit synchronizers 
under consideration for three different input conditions. These are 
with a noise free square wave input, wilh a noise free NRZ input, 
and with noisy random NRZ with an . IN = Z. 5 dB. In addition, 
S-ASSoUTh MAGNITUDE 
SIDT 
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NE bAO 
b5 
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I . OTTEL 
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SINUSOIDALLOOP 
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AEzI
INPBSOUTP AG 
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LOOINOISE-4REE) 
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10 0 
FRQUENCY OFF$T/ L 
'01 
Figure 4-7. 	 Acquisition Time versus Frequency Offset to 
Bandwidth Ratio (taken from MvaRae-Smith, 
the acquisition performance of a continuous wave PLL as aken 
from Lindsey (Reference ) is shown. Several conclusions should 
be noted: 
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oThe amount of frequency offset that can be tolerated is much 
less than one would predict using the standard sinusoidal PLL 
theory. 
eAt low SNR's, acquisition times can be excessive and the


acquisition range is considerably degraded.


eThe acquisition time, for a given input frequency offset, is 
strongly dependent upon whether the input data is periodic, 
random, noise-free, or noisy. 
eThe DTTL loop is superior to the early-late gate absolute


value synchronizer under all input conditions.


e With random NRZ, the DTLL can tolerate nearly four times 
more frequency uncertainty than that of the absolute value 
synchronizer. 
oThe acquisition time is highly dependent on the transition density 
in the data stream. 
On the basis of these results, the digital data transition tracking 
loop synchronizer is again the recommended approach for hardware 
simulation as -it is capable of outperforming the absolute value type 
in both the acquisition mode and tracking mode. 
4. I. 7 Bit Error Probability Degradation Due to Symbol Sync Jitter 
Because the effects of bit sync jitter on the bit error probability 
remain an unsolved theoretical problem in systems which employ 
convolutional codes, we present here the effects of bit sync jitter 
on the performance of uncoded coherent communications which use 
Manchester coding. These curves, illustrated in Figure 4-8 
represent plots of the bit error probability versus Rd = ST/N 0 
for various values of the normalized rms bit sync jitter a . 
4.1. 8 Summary of Selected Symbol Synchronizer Configurations 
Based on the foregoing discussions, symbol synchronization in 
the presence of frequency offset and low SNR's is best accomplished 
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Figure 4-8. BER versus SNR for Various Values of Jitter. 
by the window-optimized digital data transition tracking loop 
synchronizer. 
-This synchronizer outperforms a cl&ss of early­
late gate type symbol synchronizers which is illustrated in 
Table 4-2. Based upon the tradeoffs given in this section LinCom 
has selected the DTTL for hardware simulation. 
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4.2 Symbol Synchronizer Operation 
A block diagram of the Symbol Synchronizer Subsystem selected 
for simulation is shown in Figure 4.9 . The demodulated symbol 
stream from the Costas loops lower arm -mixeris processed by 
inphase and quadrature arm hardware. An in phase arm integrator 
is used to integrate over half symbol intervals under the control of 
timing generated by a local VCO. Data is detected at the end of 
each symbol by subtracting the integrated value over the second half 
symbol from the value (stored) of the integration over the first half 
symbol. 
A quadrature arm integrator is used to integrate the incoming 
signal over a relatively narrow time interval straddling all possible 
symbol transition points. It is this arm which derives a signal 
whose magnitude is a function of the time difference between the 
incoming symbol stream and the local VCO. Figure 4. 1-0 will be 
used to illustrate this point. A single Manchester symbol is shown 
as a function of time (measured with respect to transmitted signal 
Below-this curve is a plot of window interval over which the quadrature 
arm will integrate this signal (time measured with respect to local 
VCO). The bottom curve represents the integrator output voltage 
at the end of the window interval as a function of time differential. 
This voltage is zero when the local VCO aligns the window to 
perfectly straddle the mid-transition of the incoming symbol (shown as 
condition N) since the area under curve represents equal amounts of 
negative and positive signal. A positive voltage is produced when 
our local VCO slews to the right (condition #1) and a negative voltage 
results from a slew to the left (condition #2). Hence the output voltage 
is a measure of the relative time difference between the incident synb oj 
and local VCO timing. 
In a conventional loop this output voltage, after low pass filtering, 
would be used to synchronize our VCO with the incoming symbol 
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iiming (drive error signal to zero). Unfortunately the quadrature 
arm itself is not capable of performing this task as the polarity of 
the error signal is sensitive to the half symbol transition polarity. 
This fact will be illustrated with the aid of Figure 4. 11. The top 
curve depicts a 101 symbol pattern. Directly below this curve is 
shown the quadrature arm integration window. Note that integration 
takes place twice each symbol ( at every possible transition poin 1. 
The third curve shows the integrator output voltage as a function of 
time difference at each possible transition point. The window 
straddling the "Ot symbol mid-transition (point b) corresponds to 
the condition of Figure 4. 10 . With the VCO timing slewed to the 
right (broken lines) the integrator output is positive with a value 
shown as the dot on the third curve. For the mid-transition integration 
of the "1" symbol the output is zero when perfectly aligned but is nega­
tive for a VCO slew to the right. The output voltage corresponding 
to the window intervals straddling the start of symbol transition such as 
points (a, chare insensitive to the VCO slew and take on a large 
negative or positive value depending upon the adjacent half symbols 
(0 -40 negative, 1 41 positive). One can see that a low pass filtering 
of these sample values will produce zero drive voltage for the VCO 
(no pulling force) independent of the time difference. 
Using information about the half symbol transition direction 
alleviates this problem. The rule is quite simple. If a 1 4 0 transition 
occurs the output of the quadrature arm integrator, is passed directly 
into the low pass loop filter. If a 0 41 transition occurs the output 
voltage is inverted before being passed into the loop filter. If no 
transition occurs (0 4 0, or 1 -+1) the output is prohibited from 
driving the loop filter. The net effect is to produce,for a VCO slew 
to the right,a negative error signal proportional to the time difference 
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at each half symbol transition and zero signal when no transition 
occurs. The lower waveform of Figure 4. 11 illustrates this point. 
A positive going waveform would result if the VCO was slewed-to the 
left. Note that the output samples are delayed and are not applied 
to the loop filter until the end of the half symbol. As an example, 
the sample of the integration over the mid-transition at point b 
is not passed to the loop filter until the time starting at point c. This 
delay is inherent in evaluating the transition direction. 
The absence/presence and direction of transitions over half 
symbols are obtained from the inphase arm integrator which,as 
previously stated, integrates over half symbols. The polarity detection, 
transition detection, multiplier and delay hardware shown in Figure 4.9 
utilize this information to steer the quadrature arm signal in 
accordance with the just described algorithm. The performance 
associated with this implementation is analyzed in section 4. 3. 
The symbol synchronizer hardware implementation of Figure 4 .9 
appears to be analog in nature. However a digital design is employed 
for both the hardware and simulation. As shown in Figure 4. 12 the 
input from the Costas loop is sampled, A/D converted and the integrate 
and dump circuits replaced by accumulators (summers). A numerical 
controlled oscillator (NCO) is used in place of a VCO. A digital 
equivalent of an integral plus proportional loop filter is used. 
4. 3 Synchronizer Math Model and Loop Analysis 
In this section the math model for the symbol synchronizer is 
presented along with an analysis of steady state performance. We 
begin by noting that the input timing offset, e, is essentially constant 
over a large number of symbol intervals and that the loop response 
is very slow with respect to a symbol interval, i.e., the loopband­
width WL symbol duration product T is small (WLT << 1). In this 
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region of the parameter WLT the symbol synchronizer of Fig. 4-13 
can be modeled as a continuous 	phase locked loop illustrated in 
Fig. 4-]4. Determining the steady-state performance of this loop 
relies on finding: (1) the loop cross-correlation function, g(X), and 
(2) the two-sided spectral density, S(w, X), of the equivalent additive 
noise nX(t) at the output of the loop nonlinearity, g(X ). Based on the 
assumptions made above, the mean and variance of the error 
random variable, ek' (Fig. 4-16) can be determined assuming X 
to be fixed. In effect, then, what we do is to consider many records 
of the discrete random variable e k at fixed X and call the average 
value of this ensemble g(X), and its spectrum S(w, 8). The actual 
spectrum S(w) of the additive noise is then obtained by averaging 
S(w, 	X ) over the p.d.f. of , p(X), which is to be found; i.e., 
I 
S(w) f S(w, X)p(X)dX (1) 
The stochastic differential equation of loop operation is therefore 
given by (see Fig. 4- 6 for notation) 
i=AfT 	 -K vF(P)Cg(M)+n(t0] 	 (2) 
and it is 	 from this equation that loop performance is developed. 
With reference to Fig. 4- 6 , characterization of the phase 
detector characteristic g(X) and the power spectral density S(w, X, 
can be expressed mathematically as follows 
gM.) En, sfe kIX 
S( , X) 	 = g[E n, stekek+m I ] g 2M 
- 4tR(m, x)1 (3) 
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Figure 4-14. Equivalent Mathematical Loop Model. 
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where En. S represents the conditional expectation on , both with 
respect to the noise and signal (symbol sequence) and the symbol 
37 denotes the discrete Fourier transform operation. The auto­
correlation function R(m, X) has the following properties: 
(1) 	 R(m,X ) has nonzero value only at m = 0, ±l. Thus the 
spectrum S(w, X) consists of the sum of a constant and a 
sinus oidal component with period w0 = 2T /T. Since, as 
before, it is assumed that WLT <<1, it is sufficient then 
to consider only'the value of zero frequency, i.e., S(0, X), 
and assume a flat spectrum of this value for all w of interest. 
(2) 	 Since R(-m, X) = R(m, X) for all m, 
S(0 X) R(0, X) + ZR(I,X) A h(X (4) 
1 NT NT 
(KZ) o 4 (KZ) 0 4 
Since h(X) can be shown (Ref. 3, Chapter 9, p. 4 99) not to'be a sensitive 
function of X, then we shall present the treatment in what follows in 
terms of h(0). In its present form (4-2) is a nonlinear stochastic 
differential equation which can be solved, in the presence of noise, 
only in the statistical sense. In what follows we shall present the 
results of the analysis which lead to the characterization of the 
performance measures given earlier Section 4- 1. 
4 
For design purposes the linear model will be valuable for pre­
dicting performance parameters in the tracking mode of loop oper­
ation. If K is defined as the slope of gn(\X) (see Fig. 4- 16 ) at 
X= 0 and one assumes that L<l then 
(5)gn(g) K 
 
-8C


and the linearized baseband loop model is shown in Figure 4-I"5 
From this figure one readily sees that the closed loop transfer 
function is given by 
Hc) AKF(s)
x s + AKF(s) (6) 
where the open loop gain is defined via 
AK A K 1KATK (7) 
Contrast this with that of a sinusoidal PLL, Ref. 2, Chapters 3 and 
4, for which the open loop gain is given by AK = KIKmKv Thus. Kv 
for the PLL is analogous with K T for the symbol sync loop, the 
V 
phase detector gain K of the sinusoidal PLL is analogous to K 
in (7) for the symbol sync loop while K1 in (7) is analogous to the 
rms value of the VCO reference of a PLL. The linear theory 
which allows us to define loop parameters will be given at a more 
convenient point later. 
nx~ 
A 
T 
Figure 4-15. Linearized Equivalent Loop Model for Arbitrary 
Loop Filter. 
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4. 3. 1 Phase Detector Characteristics for Sync Acquisition and


Tracking


Owing to the fact that the half-symbols are correlated in


Manchester data, operation of the phase detector is not the same


as that for NRZ data; however, the normalized phase detector


characteristic


g g(x) 	 (8) 
n ATK 1 
is a 	 function of several basic parameters, viz., 
Energy per symbol-to-noise ratio 
RD 	 = Rd A ST/N 0 =A2T/N 0 
Normalized window width, g 1


Data transition probability, 2 pq


Normalized Symbol Sync error


= (e-e)/T


Prefilter Characteristic


The normalized phase detector characteristic is illustrated in Figs.4-16 and 
4- 17as a function of the transition density and window width for Rd 
equal infinity. Unlike the DTTL phase detector for NRZ, notice 
that the development of gn(X) has two components. Component 
gl(X) is due to the midsymbol transitions which occur with probability 
I while component Z, gz(X ), is due to the between symbol transitions 
which occur with probability Zpq. With 2pq the probability of a data 
transition in an NRZ waveform, then the probability of a transition 
Pt in the Manchester code is 
-PA 1(1) + (1-2pq) = l-pq 	 (9) 
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This fact is evident in Fig. 4-,16. Clearly, the slope of gn(X) is a 
more sensitive to window width variations than it is to transition 
density. Another property worth noting about the phase characteristic 
is that it changes sign at X= - so that the correlation voltage developed 
about this point cannot be used as an indicator or supervisor of whether 
the loop is locked or not. In addition, the phase detector characteristic 
has normalized stable points at 0, ±l/Z, ± 3/2 .... so that the loop can 
lock one-half of a symbol away from the true zero crossing of the 
clock by multiples of one-half symbols. This necessitates the need 
for an ambiguity resolution circuit which can supervise the synchroni­
zer as to the correct clock phase to disseminate to the data demodula­
tor (decoder 
As seen from Figs. 4- 16 and 4-17 , the phase detector char­
acteristic Q-curve) developed in the Shuttle bit synchronizer is a 
sensitive function of signal-to-noise ratio ST/N0, data transition 
density, Zpj, normalized bit sync error XA C - l /T, the spectral 
roll-off and bandwidth of the pre-detection filter and the window 
width 0. The-effects of offsets due to phase detector imbalance, 
viz., unbalance with respect to the reference timing and waveform 
generating circuitry, and offsets dependent on SNR, are minimized 
due to the digital mechanization of the phase detector. 
4.3. 2 Variations in the Slope of the Phase Detector Characteristic 
for Acquisition and Tracking 
In predicting loop performance over the dynamic range of the 
signal-to-noise ratio and transition densities expected, the normalized 
slope 
_ ggn ) 60) (10) 
Kg X -? K1 AT X6X 
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Figure 4-17, Twice Bit Rate NRZ Phase Detector Characteristics. 
of the S-curve gn(X ) is of interest. This has been shown to be given 
by 
Kg = (l-pq)erf(J-7Z) - Zpqg0 7 Pexp(-Rd/Z) (11) 
Tables 4-3 and 4-4 demonstrate the variations in K for end point g 
signal to noise ratios of R = -5 dB and 7 dB and two design point 
values of Zpq. Table 4-3 is for sync acquisition with = 0. 50 
while Table 4-4 is for tracking with 0. 50. 
Rd; d13 Zpq K AK


-5 0. 1 0.3857 0.3857


-5 0.9 0. 1441 0. 1441


7 0.1 0.9215 3.68 
7 0.9 0.5005 2.00 
Table 4-3. Variations in Normalized Slope K for = 0.5. 
Rd; dB Zpq K AK 
-5 0.1 0.376 0.376 
-5 0.9 0.0595 0.0595 
7 0.1 0. Q18 1.504 
7 0.9 0.47 1.88 
Table 4-4. Variations in Normalized Slope Kg for go = 0. Z5. 
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4.3.3 Design Equations for Linearized SeQond-Order Loop 
Design of the symbol synchronizer readily proceeds on the 
basis of the linear phase-locked loop theory. This requires the 
establishment of loop filter time constants, gains, etc. in terms 
of the loop bandwidth, W., or natural frequency, Wn, loop damping 
n


and open loop gain AK. In particular if the loop filter is of the


form 
I + TZs 1 + T 2 s 
F(s) ­
1-2 1 1 
-=-4---=F 0 +4-- (12) 
Tr Tis TI


for T2 << T1 , then the loop bandwidth is given by (Ref. Z Chapter 4) 
W = - W (C+ (13)
L LZ n 4C 
where e is the loop damping and W is the loop natural radian frequency. 
n 
Here 
AK 2Z 
(14) 
4,r 1 
where 
A = = Bit Stream Voltage Level

TK - VCO gain


V


K - Phase Detector Gain


g


AK K IK TF(s)Is - Open Loop Transfer Function


AK = AKgKK v - Open Loop Gain -
The closed loop transfer function H(s) to be synthesized is found 
from (8) to be 
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2 
Cw s + M 
n 
=HX(s) 

s +C n S + Wn 

+¢4 + 1 
1+ W_L s2(15) + 
1 C +
Ls1
L t 
 
where K is defined in (11).g 
In the proposed mechanization the loop filter consists of a 
direct path from the phase detector output to the VCO with a gain of 
F = K d and an integrator path through an up-down counter with a gain0 
 
of KZ /T s v/rad. Since synthesized is of the form 
KZ (16K

F(s) = Kd +_- = Kd(+Kds ) (16) 
FO K KdA "rz 1 1 K 22dd 
F0 d= =- i -­
rZ KdT/Ks (17)_ 
so that 
2 
I(AK1K KvT)Kd T 
= j K (18) 
Furthermore, we have the convenient design formulas 
SCZWL Z_ Wn Zn 
n n n 
T AKIKK T AK AK1 
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for use in designing the digital loop filter. Furthermore, with 
Kd 1 	 (20) 
and L, I, J integers, then the closed loop transfer function of 
(8) becomes 
ZJ -AK KTK 2-Ls+AK K 1 
H xv (21) 
H$3 s) - s +AKIKgTKZLs +AKIKgKv Z(2 
From this transfer function is is obvious that 
ZCWn = 	 AKIKgTKvZ-L 
2J -W AK X 
n 	 g v


P I- J - L -
w I)w T


n


2ZI- J-2L (WnT)2 + 1
 

L TI-J-L+2


ZCWn.L 
AKI KR T 
2 2 (Wn)(Wn)
-I WnT 
lgv2Cz +L~l AK1 RK K V2 J1K g K(2 
which are useful in design of the digital loop filter. Since K9varies 
with K the window width and the transition density, we see that 
this causes a corresponding variatibn in loop bandwidth and damping. 
Because the phase-detec or gain, say K , varies with the 
signal-to-noise ratio (SNR) Rd = ST/N 0 , transition density and 
window width, the loop's bandwidth B damping factor C and loop 
-89­
SNR also vary. Using (13) the single-sided loop bandwidth at Rd'


relative to the design point of Rd = -5 dB, varies in accQrdance


with, Ref. 
BL(Rd 0 , pq) 4( (Rd' §0,pq) + 1 (23) 
BL (-5dB E0' pq ) 4C2 (-5dB, 0 pq) + 1 
4.3.4 Symbol Sync Jitter Performance 
The normalized symbol sync jitter a) as a function of C/N 0 is


illustrated in Fig. 4-18 for various values of the loop bandwidth.


Since B L varies with signal-to-noise ratio we have superposed


a set of design (dashed) which show how performancecurves 
degrades as the bandwidth opens from the design point values of


B L = 200,400 and 1000 Hz. The solid curves indicate symbol


sync jitter performance as a function of C/N 0 with the loop bandwidth


held fixed. As seen from this figure, system jitter performance is


not extremely sensitive to the opening of the loop bandwidth as the


signal strength rises. 
4.4 Simulation Verification 
A series of experiments were performed to verify simulated 
results against those analytically predicted. 
4.4.1 Phase Detector Characteristic 
A phase detector characteristic is generated by breaking the loop 
and slightly offsetting the VCO from the incoming timing. The theoreti­
cal 'IS" curve characteristic that would be measured at the output of 
a lowpass filter is shown as the solid curve in Figure 4.19. With no 
noise, simulated and theoretical results are in excellent agreement. 
Rather good agreement exists in deep noise with the slight discrepancies 
due to measurement inaccuracies. Note the significant reduction of the 
S curve slope in deep noise. This reduction is associated with the 
-90­
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large numbers of errors that occur in determining the transition


directions used to steer the quadrature arm signals.


It is also to be noted that the S curve characteristic exhibits


an ambiguity each half symbol. Logic associated with the data


detection process selects our true end of symbol time from the mid­

symbol time by counting mid and end of symbol transitions. With


random data there will be twice as many mid symbol transitions as


there are start of symbol transitions. Without this feature the data


detected would have no meaning as its value would represent the


last half of the previous symbol and the first half of the present one.


4.4.2 Transient Response 
Theoretical transient response of the phase error to a step. 
change in phase and a step change in frequency are shown as solid 
curves in Figures 4. 20 and 4. Z1 A linear model was used in the cal 
culation. The simulated results are shown as dotted curves. A


phase offset of 5 ofa symbol and adoppler offset of 50 symbols per
64 
second kept the transient responses in the linear range of the S curve 
bu even so, note the relatively large discrepancies between theoretical 
and measured performance. Quantizing effects associated with the 
sampling process caused this discrepancy. Also note the half sample 
error in steady state. 'his half sample error can be explained 
using the waveforms sketched to the right side of the transient 
response waveforms of Figure 4.20. At t = 0 the symbols were 
sampled as shown by the start figure (midway between possible 
transitions). The end figure represents steady state with one of 
the samples aligned with the symbol transition. This resolution 
problem does not significantly degrade performance, however,


as noise or symbol filtering tends to better center the samples


around the transition points.
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4.4.3 	 Performance In Noise-Jitter 
A theoretical plol of RMS jitter (measured as a percent of the symbol) 
versus loop bandwidth is shown in Figure 4, 22 , for a 48.3 dB -Hz 
C/N 0 condition. Note the good agreemen with the simulated datum 
points. Jitter over the wide range of bandwidths shown is quite low, 
being only 1. 5% at our system design point loop bandwidth of 30 Hz. As 
can be seen from Figure 4.22 only at large bandwidth vale s will the 
jitter become appreciable. Note the excellent agreement between 
simulated and theoretical data. 
4.4.4 	 Performance In Noise - Error Rate 
A curve of theoretical symbol error rate vs C/N 0 is shown in 
Figure 4.23 (ideal loop) . Measured error rates, for various 
loop bandwidths, are plotted as datum points for an input C/N 0 of 
48.3 dB-Hz. At our design point loop bandwidth of 30 Hz there will be 
very little measurable degradation in performance associated with the SSS. 
In fact, increasing the loop bandwidth to 200 Hz would only degrade 
performance slightly (-.45 dB). 
4.5 	 Software


The Symbol Synchronizer Subsystem is simulated in subroutine


SSS. It is designed to replace subroutine BSS of the Phase I effort.


The input/output interface parameters for SSS are shown in


Figure 4.24. A more detailed description of SSS can be found


in Appendix B . There are seven parameters capable of being


varied via a single data card. They are: loop bandwidth, loop


damping factor, samples/bit, symbol rate, doppler, window size, 
and loop option. There are two inputs originating in other programs. 
The first an output from CSS, is the wayeform at the lower arm mixer 
of the Costas loop. The second is a mode control set from the main 
calling routine. Mode = 1 or 2 initialize SSS while MODE = 3 controls 
the normal loop tracking and datl detection functions. Program 
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outputs are the sign and magnitude of detected symbols which are 
used by program B)ER in measuring error rate. Jitter statistics 
are 	 periodically printed out as the run progresses. 
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SECTION 5 
SYSTEM INTEGRATION 
5.0 	 System Test Facility 
A discussion of the integration of the Modulator and Channel 
Subsystem; the RF front end and PN Subsystem, Ihe Carrier 
Recovery Subsystem, and the Symbol Synchronizer Subsystem into 
the composite spread spectrum receiver and test facility will be 
presented in this section. A detailed description of all but the 
Symbol Synchronizer Subsystem can be found in Sections Z thru 4 of 
the Volume II, Phase I report. This section parallels section 5 of 
the Volume II report. 
The above mentioned test facility includes the modulator, signal 
sources, RF wideband white noise generator, oscilloscopes, jitter 
and error rate measurement equipment, and a teleprinter. The 
printer is used to output the results of test measurements and system 
status., The above software facility is identical to that found in an 
actual hardware test bed with one exception, parameter settings are 
via data cards and not by panel switches. 
5. 1 	 Software Integration 
A tabulation of all routines defined, developed, documented, and 
used during the Phase I study are tabuiated in Table 5. IA. Modifica­
tion 	 and changes made during the Phase II development effort are 
listed in Table 5. IB. Subroutine SSS, defined in section 4 , replaces 
subroutine BSS. Changes to subroutines RFSS, PNMON and DLL 
will be discussed in section 5.2. A new subroutine, DATOEN, 
has been added and will also be described in section 5.2. The 
main 	 control program, MAIN, that drives all the subroutines is 
described in detail in Appendix C-I. This program is suitable for 
evaluating the tracking and acquisition behavior of our receiver.


The main program is partitioned into two parts, initialization, and


acquisition and tracking.
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TABLE 5. IA. PHASE I SOFTWARE MODULES 
MAIN - Driving Program 
PNCOR - RF filter and cross correlation function 
RFSS - Modulator and channel 
RFAGC - Wideband RF AGC 
PNMON - PN microprocessor logic 
PNACQ - PN acquisition hardware 
DLL - Delay locked loop 
IF2 - 2nd IF Filter 
CSS - Costas Loop, AGC, and sync circuit 
MONTOR - Carrier Microprocessor logic 
CTR - Carrier jitter measurement 
BER - Symbol error rate measurement 
BSS - Bit synchronizer


AANDN - Noise source


RANDN - Gaussian noise generator


URAN - Uniform number generator


TINORM - Randn support software 
TABLE 5.2B. PHASE II MODIFICATIONS 
SSS - Symbol Synchronizer Subroutine (Replace BSS)


MAIN, RFSS, DLL, PNMON (Changed)


DATGEN - Modulator Data Source (Added)
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5.1.1 Initialization 
The initialization sequence is shown in Figure 5. 1. At the start 
of program execution the system parameters are read from data 
cards. The modulator output signal level is then calculated using 
- 6
the inputted C/N 0 and an internally fixed value of 3.7 x 10 
watts/Hz for No 
. 
The system sampling rate is also calculated as 
a multiple of the specified data rate and samples per bit. The 
following subroutines, in the order shown, will then be called: 
PNCOR, RFSS, AANDN, URAN, RANDN, TINORM, DATGEN, 
RFAGC, PNMON, PNACQ, DLL, IFZ, CSS, MONTOR, CTR, 
BER, SSS. 
Please note that AANDN, URAN, RANDN, TINORM and DATGEN 
are not showh in Figure 5. 1 but are activated via the call to RFSS. 
The subroutines associated with the Carrier Recovery and Symbol 
Synchronizer Subsystems are initialized by setting INIT and MODE 
equal to unity. The RF front end and PN Subsystem are activated 
by setting MODEPN to one. Activation includes the evaluation of 
the Z-form coefficients associated with the various filters, setting 
initial conditions such as random code phases and carrier frequency, 
adjusting loop gains, etc. It issuggested that the calling order 
shown be followed as some subroutines depend on setting parameters 
with values calculated in other programs. 
To reduce computer execution time the symbol synchronizer 
timing is acquired prior to PN and carrier acquisition. This is 
accomplished by passing the correlated signal waveform (RXYDYN = 1) 
through the IF filter and Costas loop with a 1000 Hz SSS bandwidth. 
Noise is not injected (NTRY=l) during this process. As shown in 
Figure 5. 2 200 bits of data are transmitted to allow the subsystem 
-103­

Start 
Read System Parameters


Calculate Signal Level


Calculate Sampling Rate::


Activate Subroutines


Mode =


MODEPN = 1


INIT = 1


Call PNCOR


Call RFSS


Call RFAGC


Call PNMON


Call PNACQ


Call DLL


Call IF2


Call CSS


Call MONTOR


Call CTR


Call BER


Call SSS*


*1000 Hz Loop


44,t" Qs ,ct'-Bandwidth 

FIGUPE 5.1. PROGRAM INITIALIZATION. -104­

Jin om


Symbol Synchronization 
NTRY = 1 
MODE = 6 
INIT = 3 
I--0 
=+1


RXYIYN = 1 
Call RFSS


Call IF2


Call CSS


* Call SSS


S No 1 200


INIT =2


Call SSS


FIGURE 5.2. SYMBOL SYNHOIE ACQUISITION. 
£nm 
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transients to settle. Note that each call to RFSS generates a signal 
waveform over a one bit interval. In the figure INIT = 3 activates the 
SymboT Synchronizers I timing and MODE=6 disables the sweep control 
logic associated with CSS. After acquisition INIT is set to Z and 
subroutine SSS called once again. This switches the loop bandwidth 
from a 1000 Hz to that specified via an input parameter. 
5.1.2 Acquisition and Tracking 
Once symbol synchronization is completed the receiver is ready 
to acquire the spreading waveform and transmitted carrier and 
enter the track mode. The program calling sequence which 
accomplishes this is shown in Figure 5.3. PN acquisition takes place 
first with the CarrierRecovery Subsystem not operating. The 
parameters MODE and MODEPN are set equal to 2. Letting 
NTRY=2 adds the channel noise. Setting INIT=3 corresponds to the 
normal operating mode of the Carrier and Symbol Synchronizer 
Subsystems. Subroutine PNMON is then called. When entered in 
MODEPN=Z this routine steps the local PN code phase until it is 
nearly aligned with the transmitted PN pattern, gathering sync 
statistics in the process. At this point the signal plus noise waveform 
is generated via RFSS and passed through the software (RFAGC, 
PNACQ, DLL) simulating the PN hardware on a sample by sample 
basis. At the sync decision times subroutine PNACQ calls PNMON 
(not shown in the figure) which then determines the absence/presence 
of sync. The calling sequence continues until sync is found and 
verified or until the local code phase has moved passed the point 
where this is possible. When the latter occurs the MODEPN flag 
is reset to 2 via the PNACQ-PNMON call which automatically causes 
PNMON to be re-entered fromnh the main program and the searching 
through another code cycle with the program not operating. When PN 
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FIGURE 5.3. ACQUISITION AND TRACKING.'
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FIGURE 5.3. Continued 
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sync is found the delay lock loop bandwidth is narrowed and the 
Carrier Subsystem starts its acquisition procedure. 
Subroutine MONTOR (see page 2 of Figure5.3 ) is entered 
from the main program with the MODE flag still unchanged. 
MONTOR then sweeps the local VCO until its frequency is 
sufficiently close to the transmitted carriers' frequency to 
allow the Costas loop to synchrorize. Once again the signal plus 
noise waveform is generated and is now passed through both 
the PN Subsystem and the IF filter (IF2) and Costas loop (CSS) 
associated with the Carrier Recovery Subsystem. At the carrier 
sync decision times subroutine CSS calls MONTOR (not shown in the 
figure) which determines the carrier lock status. The calling 
sequence continues until sync is found and verified or until the 
local VCO is swept past the point where acquisition is possible. 
When the latter occurs (MODE =) subroutine MONTOR is re­
entered from the main program and the local VCO goes through 
nearly a full sweep cycle with the program not operational, gather­
ing statistics in the process. When the carrier is -acquired the 
receiver enters the tracking mode. 
In tracking, the symbol synchronizer and test measurement 
software are added to the calling sequence described in the precedin 
paragraph. The full program is now operational on a sample by 
sample basis and will remain so until the maximum specified data 
bits are transmitted and detected or until sync is lost, in which case 
acquisition is reinitiated. 
5.1.3 Input Parameters 
Four groups of parameters are inputted via data cards. The 
first data block, associated with the PN Subsystem, is tabulated 
in Table 5.2. The second parameter grouping, associated with 
the Carrier Subsystem is listed in Table 5.3. Table 5.4 tabulates 
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Sequence 
Order 
1 

2 

3 

4 

5 

6 

7 

8 

9 
10 
11 

12 

13 
14 
15 
16 
17 
18 
19 

20 

21 

TABLE 5.Z 
Name 
IOPTON 
LFGNOS 
CODDOP 
THP1 
THPZ 
THP3 
BITRAT 
TSI 
TSZ 
TMAX 
RFBW 
TAU 
MTIME 
BWPNAC 
DLLBLL 
DLLZET 
DLLBIF 
SIGNOS 
RFLOSS 
CHPRAT 
RF 
PN SUBSYSTEM INPUT DATA 
Description 
Speed Improvement Option 
Noise Source Option 
Code Doppler, chips/second 
Acquisition Threshold 
Verify Threshold 
Tracking Threshold 
Symbol Rate, symbols/second 
Acquisition Integration Time, 
seconds


Verify and Track Integration 
Time, seconds 
Maximum Specified Sync Time, 
seconds


Power RF Fliter Bandwidth, Hz 
RE AGC Time Constant, seconds 
Samples/Bit 
Despreader IF Filter Noise 
Bandwidth, Hz 
T-Dither Loop Noise Bandwidth, 
Hz 
Loop Damping Factor 
Loop IF Filter Noise Bandwidth, 
Hz 
Input C/N 0 , dB-Hz 
Front End Loss, dB 
Chip Rate, chips/second 
RF Filter Ripple Factor, dB 
Test 
Program 
Value 
0 
1 
300. 
1.056 
1.028 
14051


Z16000. 
.0009 
.0036


60. 
2Z000000. 
.02 
10 
550000. 
200. 
.70711 
550000. 
48.3 
0.0 
11000000. 
1. 
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TABLE 5,3 CARRIER SUBSYSTEM INPUT DATA 

Test


Program


Value


51000. 
0. 
0. 
- .002 
.002 
.45 
2z5 
55000. 
40000.


5


6000 
1. 
500. 
10 
216000.


864000.


324000.


324000. 
Sequence Name 
Order 
1 DOPFRE 
2 DOPRAT 
3 STAPHA 
4 TIMEI 
5 TIMEZ 
6 THRI 
7 THRZ 
8 FMAX 
9 SWEPRA 
10 RNMAX 
11 MAXBIT 
I ZETA 
13 BANDWV 
1,4 NTIME 
15 BITRAT 
16 BIFZ 
17 CAU 
18 CAFL 
Description 
Doppler Frequency, Hz 
 
Doppler Rate of Change, 
 
Hz/second 
Carrier Static Phase, radians 
Sync Integration Time, seconds 
AGC Time Constant, seconds 
Acquisition Threshold 
Verify and Tracking Threshold 
Magnitude of Maximum Doppler 
Uncertainty, Hz 
Sweep Rate, Hz/second 
Maximum Specified, Sweep 
Cycles 
Maximum Bits Trinsmitted 
Costas Loop Damping Factor 
Loop Noise Bandwidth, Hz 
Samples/Bit 
Symbol Rate, symbols/second 
IF Filter Noise Bandwidth, Hz 
Upper Arm Filter Noise 
 
Bandwidth, Hz

Lower Arm Filter Noise 
 
Bandwidth, Hz
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TABLE 5.4 
 
Sequence Name 
Order 
I IOPT9 
2 BSSBLL 
3 BSSZET 
4 BSSDOP 
5 SYMRAT 
6 NZETA 
TABLE 5.5 
Sequence Name 
Order 
1 ICDGO 
2 ICDG1 
3 ICDGZ 
4 ICD3 
5 ICDG4(32) 
SYMBOL SYNCHRONIZER PARAMETERS 
Description 	 Test Program 
Value 
Idealize (LOCK) SSS 0 
Loop Noise Bandwidth, Hz 30. 
Loop Damping Factor 1. 
Doppler, Symbols/sec 30. 
Symbol Rate, Symbols/sec 216000. 
Window Size, samples 1 
SYMBOL SOURCE PARAMETERS 
Description Test Program 
Value 
Random or Pattern 1 
Selection 
Burst Length (Bits) 	 1 
Frame Length (Bits) 	 100 
Number of Pattern Bits 	 I 
Used 
32 Bit Pattern 	 11111111 
11111111 
00000000


00000000
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the third parameter grouping which is associated with the symbol 
synchronizer. Data source parameters, tl - final group entered, 
are listed in Table 5. 5. Each block of data is called by unique free 
format read statements. The first read enters PN Subsystem 
parameters into the program. The second read calls the Carrier 
Subsystem data. The third read enters the SSS data. The fourth 
read enters the single parameter ICDGO associated with the modulator 
data 	 source. If a completely random pattern is not specified by 
ICDGO then a fifth read statement is used to enter the pattern


information desired. The data associated with each block must be


punched on cards with the exact sequence indicated in the tables.


A typical data card set up is shown in Figure 5.4.


A glance at Tables 5. 2 and 5. 3 indicates some duplication of


parameter values. This occurs because the design is such as to


allow each of these subsystems to be simulated separately in which 
case only one group of complete values are required. When there 
is duplication, the parameters of Table 5.3 take precedent. The only 
restriction placed on the input values used is that the samples/bit,


MTIME and NTIME, be identical.


5.1.4 	 Output Parameters 
The inputted parameter values along with information on the 
RF front end will be printed out during program initialization. Once 
acquisition starts and until the program runs to completion all 
printouts will take one of two forms. System status messages 
delineated by asterices and measurement data delineated by dotted 
lines. Typical outputs are shown in Figure 5. 5. 
5.1.5 	 Test Data 
The data values shown on the cards in Figure 5.4, identically 
the same as that tabulated in Tables 5.2, 5.3,5.4, and 5.5 will 
produce a system response whose output printout is listed in Appendix 
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tz 
C 
DATA CARD / 
SYMBOL SYNCHRONIZER DATA CARD 
DATA CARD 
#6 
DATACARD 
#7 
I!.. 
DATA SOURCE PARAMETERS 
... 
FIGURE 5.4 (Contld) 
----------------------------------
* ~*********$UN At53 N7tDj***tfr***A 
MAKIMUM PN ALUUISII1UN TIME UF .00 StCUNUS LXL&EUEU. 
* NUMdEk UF TIML'FALSELY IN iACKING MUDE: 
NUMBER uF CHANCES IU ACUUIRE 1 
*NUMBtH UP FALSE hITS= 0. 
0. 
U. 
* 
* 
* 
FIGURE 5,5A. TYPICAL OUTPUT STATUS MESSAGE. 
DATA OETECIXUN STATUS 
THE CUMULAIIVE SYMBLL ENRUR PHUbAbILIlY lVEN IHE PAST u MIS 15 .O'b0u0 
OVER IHE LAST 0 bI15 THE SYMb(JL tRRIIH FRUHAHILI[T hAS .U)UQOVU. 
FIGURE 5, 5B.TYPICAL OUTPUT DATA MESSAGE. 
C-2. This test data along with its corresponding output can be 
used to exercise the delivered software, as required. 
5.1.6 Options 
A number of options which influence the software's behavior 
are available. These options are selected either through the input 
data blocks or by minor modifications to the main program code. 
Changes in the inputted filter bandwidths and time constants will 
allow operating the program at data rates other than 216, 000 bits! 
second. In addition there are 4 input parameters which influence 
system performance. As discussed in Volume I, Phase I, the data 
parameters RF and RFBW control the selection of the RF filter and 
BIF2 determines *hether the 2 n d IF filter is-to be bypassed. IOPT9 
can be used to-idealize the SSS. 
Two other parameters LFGNOS and IOPTON have an influence 
on the computer execution time. As discussed in the Phase I report, 
LFGNOS selects the white Gaussian noise source. With LFGNOS=1 
a large number of noise samples are generated and stored at one 
time and then used for the duration of the computer run. This 
speeds up program execution as independent noise samples are no 
longer generated each sample time (LFGNOS=O). IOPTON=O is 
the normal operating mode for which the Manchester data is generated 
and the exact effects of the realizable IF filters are included. With 
IOPTON=1 the modulation is removed from the carrier and ideal 
(rectangular frequency response) filters replace the physically 
realizable onces actually used. This lowers the sampling rate which 
in turn, increases program speed. IOPTON=l is helpful in studyring 
the acquisition behavior and subsystem interactions. 
Simple coding mods made to the main program can significantly 
change the simulation structure. As an example, the PN Subsystem 
interfaces with the Carrier Recovery Subsystem by only three 
parameters. The nominal RFAGC gain, GAINN, the instantaneous 
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AGC gain, GAINI, and the degree of correlation in the spread 
waveform, RXYDYN. Setting GAINN equal to an arbitrary value 
such as . i, GAINI equal to GAINN and RXYDYN to unity simulates 
a coherent BPSK Corn-system. All calls to the PN subroutines 
can be removed from the main program. Other mods are available 
which isolate the subsystems and the components within the sub­
system for further more detailed study. 
5.2 Subroutines DLLPNIMON,RFSS, and DATGEN 
This section serves as documentation for modifications made to 
the Phase I routines, DLL, PNMON and RFSS and describes the 
newly developed DATGEN. 
.2.1 Subroutines DLL and PNMON 
This software is used to simulate the T-dither loop hardware and 
the PN search microprocessor. The Phase I program did not model 
loop bandwidth switching effects on the acquisition to tracking transition. 
Operationally, after PN sync is found the loop bandwidth is narrowed 
via a 4 step procedure. It normally requires about 300 milliseconds 
of real time before loop transients settle. An exact simulation of 
this setling process requires about 7 minutes of computer execution 
time and is not really warranted when weighed against the usefulness 
of the information obtained. The Phase II software carefully switches 
the bandwidth to its steady state tracking value without significantly 
perturbing loop dynamics. It also, on a statistical basis, forces 
the PN System out of sync in accordance with the frequency established 
during our Phase I study (see section 3.5.1.2, Volume II). 
A detailed description of the modified programs can be found in 
Appendices C-3&4. A high level input/output interface diagram for DLL 
is shown in Figure 5.6. Subroutine PNMON's interface diagram 
remains unchanged from that shown in the Phase I report. 
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FIGURE 5.6. INPUT/OUTPUT PARAMETERS FOR SUBROUTINE DLL. 
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5.2.2 	 Subroutine RFSS


The Manchester encoding of randomly generated symbols and


the doppler profile characteristics are simulated in RFSS with


this subroutine obtaining the Gaussian input noise samples via calls


to AANDN or RANDN. In the Phase I effort RFSS generated its own


random symbol pattern. In Phase II RFSS has been modified to


obtain its symbol source via calls to a new subroutine DATGEN.


A detailed description of RFSS can be found in Appendix C-5 . The


input/output parameters for RFSS are shown in Figure 5. 7 
5.Z.3 	 Subroutine DATGEN 
DATGEN supplies RFSS with a random, fixed, or random and


fixed source of transmitted symbols. An input/output interface


diagram is shown in Figure 5. 8 . There are five parameters inputted


via data cards. An option parameter determines whether


the symbols generated are all random or are a combination of random 

and patterned values. The user selects and enters a 3Z bit pattern,


a bit at a time. The user also enters the number of bits in the pattern


that are to be used. The total number of bits in the frame and the


number of bits of the pattern transmitted each frame are also.entered. 

Figure 5.9 shows the frame organization. At the beginning of 

each frame a burst of M bits of the specified pattern fdl, dZ ... , dL . 
 d3 Z3­
is transmitted followed by N-M bits of random data to complete the 
frame. On the following frame the next M bits of pattern are used. 
The process of transmitting M bits of the L bit pattern continues 
until all bits are used and then the epoch will repeat. The bits 
jdL+I .. .d 3 Z' although entered by the user are not used. Many 
possible patterns and harmonic relationships are possible with the 
format employed. A few of them are tabulated in Figure 5.9 
It is to be noted that a fixed pattern is obtained by equating M and N. 
A detailed description of subroutine DATGEN can be found in

Appendix C-6
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FIGURE 5.7 	 INPUT/OUTPUT PARAMETERS FOR SUBROUTINE. 
RFSS. 
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FIGURE 5.9. FRAME ORGANIZATION. 
FIXED 	 RANDOM 
PATTERN 	 PATTERN


BURST 
N BIT FRAME 
N BITS PER FRAME 
M BITS PER BURST 
L BIT PATTERN (32 BIT MAXIMUM) 
(d i d 2 ... d...d 23 PATTERN DESIRED 
PATTERN 	 N M 	 COMMENT 
fd1 d 2 . *.dd L 3Z' 100 1 	 Single Bit Sync Pattern 
of the First LBits 
[d1 dz .. dL ... d3 2 100 2 	 Double Bit Sync Pattern
of the FLrst L Bits 
(d1 dz.. .d 32 100 16 	 16 Bit Preamble 
d1 . . .d3zi 	 16 16 Repeating 16 Bit Pattern 
[i.... 3 1 1 All l's (L=I) 
[1 0... z 2 Alternating (1, 0) (L=2) 
(I 1 0 0 ... 3 4 4 Alternating (1100)(L=4) 
£n63om 
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SECTION 6


SYSTEM STUDY


6.0 Introduction 
This section serves to describe and document the results of 
experiments performed to evaluate overall behavior of the integrated 
system. One series of experiments measures the symbol error 
rate as a function of filters and loop interactions and establishes 
the basic baseline performance. Another group of experiments 
evaluates the effects of limiting, removing and unbalancing 
filters, bandwidth variations, and channel equalization on overall 
performance. A third series of experiments evaluate system behavior 
in the presence of signal transients. Additional experiments on 
PN/Costas loop sweep interactions and PN acquisition behavior in 
the presence of excessive amounts of code doppler will be described. 
6.1 System Baseline Performance 
The baseline parameters used in the simulation are listed in 
Table 6. 1. A series of experiments were undertaken 
to isolate and associate the sources of degradation withthe various 
subsystems. The two solid curves in each of Figures 6. 1 
through 6.4 represent highly magnified versions of the ideal symbol 
error rate performance (SER) expanded about the 51.3 and 48. 3 
dB-Hz design points. Both the RF and second IF filters were removed 
in taking the measurements associated with Figure 6. 1 . The 
measured performance with all loops operating, all loops perfectly 
aligned, and only selected loops operating are plotted in this figure. 
Near ideal behavior results when all loops are bypassed. With all 
loops operating there is a measured degradation of . 2 dB and . 3 dB 
at input CIN O values of 51.3 and 48.3 dB-Hz, respectively. The


majority of this loss is associated with the delay lock. loop.
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TABLE 6.1. BASELINE PARAMETERS


RF FILTER - 4 POLE CHEBYSHEV 
BANDWIDTH = 22 MHz 
RIPPLE FACTOR = 1 dB 
IF FILTER - 2 POLE BUTTERWORTH 
BANDWIDTH = 864 KHz 
SYMBOL RATE = 216 K 
DATA PATTERN = +1 every 100 Symbols 
- DITHER LOOP - 48.3 dB-Hz DESIGN POINT 
BANDWIDTH = IZ.5 Hz

DAMPING FACTOR = .707

IF FILTER BANDWIDTH = 550 KHz

COSTAS LOOP - 51.3 dB-Hz DESIGN POINT 
ARM FILTERS = 324 KHz


BANDWIDTH = 500 Hz


DAMPING FACTOR = 1.


SYMBOL SYNCHRONIZER 
- 48.3 dB-Hz DESIGN POINT 
BANDWIDTH = 30 Hz 
DAMPING FACTOR = 1. 
SAMPLES PER SYMBOL = 10 
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TABLE 6. 1. BASELINE PARAMETERS 
RF FILTER - 4 POLE CHEBYSHEV 
BANDWIDTH = 22 MHz 
RIPPLE FACTOR = I dB 
IF FTLTER - 2 POLE BUTTERWORTH 
BANDWIDTH = 864 KHz 
SYMBOL RATE = Z16 K 
DATA PATTERN = +1 every 100 Symbols 
T - DITHER LOOP - 48.3 dB-Hz DESIGN POINT 
BANDWIDTH = 12. 5 Hz 
DAMPING FACTOR = . 707 
IF FILTER BANDWIDTH = 550 KHz 
COSTAS LOOP - 51.3 dB-Hz DESIGN POINT 
ARM FILTERS = 324 KHz 
BANDWIDTH = 500 Hz 
DAMPING FACTOR = 1. 
SYMBOL SYNCHRONIZER - 48.3 dB-Hz DESIGN POINT 
BANDWIDTH = 30 Hz 
DAMPING FACTOR = 1. 
SAMPLES PER SYMBOL = 10 
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The effects of filtering on system performance can be seen from 
Figure 6. 2 . As expected the addition of an RI filter degrades 
performance by about . 35 dB. Adding both an RI and an IF filter 
(BW = 4 x 216000 Hz) degrades performance by over 1 dB: about .7 
dB of this being attributed to the IF filter. The source of this 
degradation can be determined from Figure 6.3. One sees that 
without an IF filter the symbol synchronizer introduces no measur­
able degradation. With an IF filter present and with the symbol 
synchronizer out (ideal operation) there is approximately a . 35 dB 
loss, as expected, due to the filter by itself. An additional -. 3 dB 
of loss is contributed by the symbol synchronizer in the presence 
of the IF filter. No such loss exists with this filter removed, 
however. The observed results makes sense from an engineering 
standpoint. The SSS performance is established using information ob­
tained fromaround the symbol transition points. When the transition 
edges are not sharp but become rounded due to filtering, a skew 
condition exists, causing a hunting type loop operation which, 
part of the time, produces a one sample offset in integrating the 
symbol. Three techniques become obvious for reducing this 
degradation. The first,of course, is not to use an IF filter. 
If this is not allowable, one can reduce the degradation to an accept­
ably small value by increasing the sampling rate as shown in Figure 6.4 
A third technique, channel equalization, will be discussed in Section 
6 
.3.5. 
6. 2 Measurement Accuracy 
One notes some inconsistencies in measurement values (fra'ctions


of a tenth of a dB) when comparing the data in Figures 6. 1 through


6.4 . It is appropriate, at this point, to caution the reader 
in attempting to evaluate degradations to within a fraction of a


dB. Simulation results are measured values. Associated with any
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measurement, whether it be related to hardware or software is a 
degree of uncertainty. Truly establishing measurement accuracies 
to within fractions of a tenth of a dB requires more samples, i.e. 
symbols detected, than were normally used. This statement is 
illustrated with the aid of Figure 6. 5 . Hypothesize a system under 
test whose actual error rate is shown as the dot in the figure. If 
one were to measure the system performance, the measured SER 
would not necessarily correspond to the dot but would take on ­
values falling, 90% of the time, within a range shown by the vertical 
line. The more samples used, the narrower this range. With 
4000 symbols per measurement the predicted degradation will be 
within +±. Z5 dB with a 90% confidence. For 25000 symbols, 
predicted degradation will be within -k. 1l dB, 90% of the time. 
The exact number of symbols per measurement used in obtaining 
the data of Section 6.1 and other data to be subsequently discussed 
was variable, ranging between 4000 to 25000 symbols/test. Four 
thousand symbols per test were used when a relative performance 
measure was desired, i.e. change in performance with or without 
a filter, using identical noise samples for each run. Twenty-five 
thousand symbols were processed to obtain an absolute measure of 
performance, i.e. degradation from theoretical curve associated 
with the IF filter and symbol synchronizer. The relative measure­
ment technique was used -host frequently as it allowed us to perform 
many experiments with only minimum amounts of CPU time. 
6. 3 System Reconfiguration 
The backbone configuration shown in Figure 6. 6 displays the 
location of the principle mixers and filters used in simulating the 
spacecraft receiver. The shaded blocks were the subject of a 
series of experiments performed to evaluate the effects of limiting, 
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removing and unbalancing filters, bandwidth variations, and


channel equalization on overall performance.


6.3.1 Costas Arm Filter Unbalanced 
The results of an experiment evaluating the effects on SER 
performance when the Costas arm filters are unbalanced is shown in 
Figure 6.7 . It appears that an unbalance of 2/1 in arm filter 
bandwidths has no appreciable effect on the SER. The Costas loop 
jitter was also monitored while running the experiment. These 
measurements are tabulated in Table 6.2. Interestingly the minimum 
jitter condition occurs when the upper arm filter bandwidth is twice 
that of the lower arm filter. It can be concluded from this experiment 
that the tracking capabilities of our receiver is not sensitive to Costas 
arm filters. (At least for the design point parameters used. ) Carrier 
acquisition properties were not evaluated as a function of filter 
unbalance. 
6. 3. 	 2 Costas Arm Filters Removed 
Since tracking performance is insensitive to arm filter imbalance 
(once again for our baseline parameter systemt) the immediate 
question is what happens if both arm filters are removed? The 
results of an experiment which attempts to answer this question 
are plotted in Figure 6. 8. There is approximately . 1 dB measured 
degradation with the arm filters removed. Note an increased 
phase jitter, however, particularly with the IF filter removed. 
6. 	 3. 3 IF Filter Bandwidth Variations 
Effects of varying the 2n d IF filters bandwidth can be observed 
from data displayed in Figure 6. 9 . With the SSS present the 
optimum bandwidth is infinite, but ifone is. 
bandlimited it appears that there is a "best" bandwidth setting 
somewhat less than 4 R 
s
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4 .2616 .21 .2 .4 .34 .28 
5 .2552 .21Z .19 .38 .31 a .3 
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6.3.4 	 Limiting


A simple experiment was performed to evaluate the impact, 
 on 
system tracking performance, of a hardlimited channel. The results 
are 	 plotted in Figure 6. 10. As shown in Figure 6. 6 a limiter 
could be placed before, after, and before and after the Zn d IF filter. 
Serious degradation occurs for all conditions in our deep noise 
environment. Placing the limiter after the 2 nd IF filter produces 
the least degradation (4. 3 dB). One should not of course place the 
clipper before the filter (Z. 4 dB loss). If for some reason hard I 
limitingdoes or needs to occur somewhere in the RF section, it 
might be possible to reduce its effect by adding a second limiter 
after the IF filter. 
6.3.5 Channel Equalization 
The following discussion is applicable to the system tracking 
behavior (SER and jitter at 51. 3 dB-Hz). Suppose from a hardware 
consideration one wished to operate without arm filters. Figure 6.8 
2n dindicates that a IF filter would be desirable for jitter reduction. 
Yet 	 by using such a filter system performancewould degrade by 
about .6 dB. About .3 dB of this can be removed via an increase 
in SSS sampling rate, leaving a net loss of . 3 dB. Channel equalizat­
tion will not only reduce this degradation but also the one associated 
with SSS sampling rate. 
The placement of the channel equalizer- is shown in Figure 
6.6. This, filter has an inverse characteristic to that of the 
lowpass equivalent of the IF filter. The waveforms of Figure 6. 11 
illustrates the equalizers impact on signal recbnstruction While 
data plotted in Figure 6.12 demonstrates its positive impact on 
system performance. Hardware implementation of this filter is 
quite simple since a digital symbol synchronizer is used. The equal­
izer with very little additional digital logic can be 
included as part of the digital symbol synchronizer. 
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6.4 System Response to Signal Transients 
The normal sequence of events as the system (simulation) 
turns on, acquires, and enters the tracking mode will be described 
with the time-line waveform of Figure 6.13A . The simulation 
is activated at time T 0 with a C/N 0 value of 48.3 dB-Hz. The PN 
monitor logic immediately starts searching for code sync. The 
local code phase is stepped to within near alignment at TV 13. 745 
seconds after T 0 . ByT, . 010 seconds later, PN synchronization 
has been accomplished. At this time the microprocessor starts 
narrowing the r -dither loop bandwidth and initiates carrier 
sweep. The local VCO is swept to near alignment with the 
carrier frequency at T 3 , 4.09 seconds later. -At T 4 the VCO has 
locked to the incoming carrier. This locked condition is verified 
at time T 5 . At this time the system enters the tracking mode and 
data detection commences. For this trial, it then takes the system 
17. 855 seconds from start up to when a first symbol is processed. 
One notes that in the above description the Symbol Synchronizer 
Subsystem was not mentioned. This was so, since their is no 
requirement for evaluating SSS acquisition performance. However, 
in passing, it should be pointed out that the SSS has been programmed 
for acquisition with a B L of 1000 Hz which is narrowed 
to 30 Hz upon entering the tracking mode. For simplicity our SSS is 
activated with no noise as part of program initialization. It could 
just as easily have been activated at T 5 in which case our total 
acquisition time would increase approximately . 01 seconds. 
The results of a study evaluating system behavior during signal 
fades and jump discontinuities in carrier phase will be presented 
in the following sections. It is assumed'as shown in Figure 6.13B 
that the perturbation starts some time, T. after the system has 
been tracking and lasts until time TE at which point the normal 
operating condition is restored; the outage duration being T. 
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6.4. 1 Signal Fades 
If the duration of T is measured in seconds the system operationI 
will, of course, collapse. The carrier recovery hardware will 
go first shortly followed by the PN despreader. Of concern to us 
herels system behavior for small values of TI ' The following dis­
cussion is based upon a series of computer experiments and analytical 
extrapolation at a C/N 0 of 48.3 dB-Hz. 
As TI is increased from zero the firsftnoticeable effect would be 
an increase in symbol error rate to the S0O level until TI approaches 
I2 milliseconds. The Carrier Recovery Subsystem will collapse 
within ± Z milliseconds of this value with about a 90% confidence. 
Carrier sweep will then be initiated. If the signal was turned on 
after carrier sync was lost but prior to the PN despreader losing 
sync it could take from a few milliseconds up to 8. 6 seconds for 
carrier reacquisition to be once again possible. A few milliseconds 
of sweep will quickly move the VCO away from the carrier frequency, 
sweep direction determine 8.6 seconds or few millisecond time. 
The PN acquisition hardware will declare itself out of sync 
about 82% of the time when TI extends to 72 milliseconds. The 
exact point where this occurs is statistical but in greater than 94% 
of the cases the despreader will lose sync if TI extends to 194 
milliseconds. The above sequence of events is summarized in 
Figure 6.14 . Once the despreader loses sync and starts its 
search the signal can remain out for seconds without having any 
further impact (,4. 7 seconds for high C/N 0 and no code doppler, 
N80 seconds for 48.3 dB-Hz C/N 0 and 300 code chips of doppler). 
The above discussion centered around sync detector hardware 
and logic. In doing so, it was tacitly assumed that the timing 
loops introduced no further complications. The extent to which these 
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loops effect system behavior during fades depends upon how well 
the charge (estimate of doppler offset) is held by loop filter capacitors. 
Ideal integrate plus proportional loop filters were used in the 
simulation with a discharge rate established by computer roundoff 
accuracy. The Costas loop (BL = 500 Hz) will continue to track 
doppler for over 200 milliseconds with no noticeable problem. If 
the signal returns anywhere within this time interval the loop will 
quickly start tracking withnothing more thin a few cycle slips. The 
code loop is even better with its I Z. 5 Hz bandwidth. Code doppler 
continues to be tracked seconds after the signal is removed. Thus 
as far as the simulation is concerned and for well designed hardware 
(low leakage op-amps, etc.) sync detector hardware and logic 
establishes system performance during signal fades. 
6.4.2 Carrier Phase Transients 
The software while operating in the track mode was subjected 
to a series of abrupt carrier phase discontinuities at a C/N 0 value 
of 51.3 dB-Hz. No noticeable effect occurred with the, PN Subsystem. 
Effects on the Carrier Recovery Subsystem were not severe. Symbol 
error rate increased and there were a few cases of cycle slippage 
and one or two missed carrier sync decisions but no loss of the 
carrier was encountered. The major problem with phase umpns 
appears to be in the symbol error rate monitor software whenever 
the Costas loop slipped such that an inversion in the detected data 
occurred. The monitor software was self-correcting of these 
inversions within a 1000 symbol interval. 
6.5 PN/Carrier Sweep Interaction 
A study delving into potential problems associated with PN 
and carrier sweep interaction will be discussed in this section. 
A coherent transponder requirement constrains us to the long 
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loop carrier recovery implementation shown in Figure 6. 15 
Eighty MHz has been selected for both the VCO rest frequency and 
n d the IF filter's center frequency. The 2n d IF translation frequency 
-is at 320 MHz (N=4). The I s t IF translation frequency is 1. 6 GHz 
(M=5) and the 1s t IF filters center frequency is at 400 MHz. It is 
assumed that the RF carrier is nominally set at 2 GHz. The local 
VCO is swept so as to produce a -44 KHz variation of the 1.6 GHz 
I s t IF translation frequency. This range covers the maximum expected 
doppler uncertainty (Fmax = ±55 KHz). A 40 KHz/second sweep 
rate is used. While sweeping, the frequency of the incoming signal 
will be offset from the IF filters center frequency position in the 
manner shown in Figure 6.15 . The worst case frequency offset 
1s t seen by the IF filter during the course of a sweep is + or -99 KIz. 
For the same worst case doppler conditions the Zn d IF filter sees a 
+ or -107.8 KHz offset. 
Injecting signals through filters with relative frequency offsets 
that are large with respect to their bandwidths introduces system 
degradations such as energy loss, intersymbol interference, sweep 
rate beat notes, etc. Negligible signal distortion will be introduced 
1s t by the IF filter since its bandwidth is large as compared 
to the chip rate. Measurable signal distortion will be 
ndintroduced by the 2 IF filters however, since here bandwidths are 
on the order of the symbol rate. It is to be noted that signal degrada­
tions will only exist when the carrier is being swept or is not in lock 
Zn d (locked the worst case IF filter offset is only 2.2 KHz). 
The following hardware may be affected by the carrier sweep 
via this 2n d IF filter distortion: 
Automatic Gain Control 
PN Acquisition Circuits and Logic 
r-Dither Loop


Carrier Recovery Subsystem.
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C-10 
Assuming the PN Subsystem is operating ideally, sweeping the VCO 
has 	 no direct measurable impact on the CarrierRecovery Subsystem 
and its associated AGC. This is due to the fact that the Costas loop 
bandwidth is narrow and will not allow the loop to pull in until the 
VCO is in near perfect alignment, for this condition the 2 nd IF filter 
frequency offset is very small. The above statement has been verified 
countless times via normal exercising of the computer simulation. 
What has not, however, to date been studied is: 
1. Possibility of the sweep forcing the PN Subsystem monitor 
logic to declare itself out of sync via a direct degradation 
of the sync detectors correlation voltage or degradation of 
the noise estimate, 
Z. 	 Possibility of the sweep causing the PN Subsystem to be 
thrown out of sync via degradations to our narrowband 
code tracking loop. 
3. Possibility of the sweep degrading the correlation voltage suf­
ficiently to not allow the Carrier Recovery Subsystem to lock. 
A series of experiments, requiring extensive software modification, 
were performed to evaluate these and search out other potential problem 
areas. 
The first experiment involved sweeping the VCO and evaluating 
the signal at the output of the PN sync detectors integrate and dump 
circuit. Results are presented in Figure 6. 17 for a signal only 
condition. Over the full range of a sweep the additional degradation 
is never more than . 5 dB. This small additional loss will not 
significantly affect sync decisions when one considers that the PN 
system has already acquired the code with approximately a 2. 5 dB 
penalty and is nowintrackwhere a rather stiff fly wheel action is 
operational. With the signal removed and noise only present the 
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output signal levels with and without sweeping are identical as can


be seen from Table 6.3 . This experiment serves to verify that


possibility #1 above will not occur. Repeating the experiment with


signal and noise (48.3 dB-Hz) also supports this conclusion.


In a second experiment the complete program was


exercised with and without doppler and sweep. Tests points


- were appropriately placed so as to monitor PN sync integrate and 
dump voltage, the correlation voltage driving the Costas lopp, and


code phase error. The results, shown in Figure 6.18, serve to


verify that possibility #2 will not occur. This data was taken without 
noise and the program was activated for a period of time that was large 
compared to the DLL response time. No problems *ere observed when the 
experimentwas repeated with signal and noise (48.3dB-Hz). Infact, noproblems 
were: encountered in any of the experiments until the sweep rate was


increased to 2 MHz/second. Some anomolies then started to appear


that may be either software or hardware.in origin.


Insensitivity of the PN Subsystem to the sweep, particularly as 
reflected by Figure 6. 18B , indicates that possibility #3 will not occur. 
6.6 PN Acquisition-Large Code Doppler Offsets 
The LinCom despreader was designed to operate with code


doppler uncertainties within a ±300 cod& chip per second range.


A question was raised at the Phase II PDR as to how the system


behaved with doppler stress outside this range. The origin of this


question was related to a problem encountered with TRW's hardware


when the code doppler approached 400 code chips/second. From a


limited understanding of the problem, their system as doppler


increased, reached a point where acquisition was no longer possible.


A series of experiments were performed to determine whether the


simulation had a similar problem and discover its causes.


The first experiment involved activating the total despreader


package and evaluating the mean number of code epochs searched until
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TABLE 6.3. SAMPLES AT OUTPUT OF PN SYNC DETECTOR FOR 
IDENTICAL CONDITIONS SHOWN IN FIGURE 6.17 
WITH ONLY NOISE PRESENT


Time 
(Seconds) 
.004 
 
.008 
 
.012 
 
.016 
 
.020 
 
.0Z4 
 
.028 
 
.032 
 
.036 
 
.040 
 
.044 
 
.048 
 
.052 
 
.056 
 
.060 
 
.064 
 
.068 
 
.072 
 
.076 
 
.080 
 
No Doppler 
No Sweep 
1.052 
 
1.075 
 
1.019 
 
1.045 
 
1.094 
 
1.05z 
 
i.060 
 
1.090 
 
1.069 
 
1.068 
 
1.073 
 
1.0Z5 
 
1.064 
 
1.031 
 
1.046 
 
1.073 
 
1.057 
 
1.034 
 
1.033 
 
1.039 
 
Initial Freq 
= 110 KHz 
Sweep = 40 KHz 
1.052


1.075


1.019


1.045


1.094


1.05z


1.060


1.090


1.069


1.068


1.073


1.025


1.064


1.031


1.046


1.073


1.057


1.034


1.033


1.039


Note: Identical Noise Samples were used in these two tests. 
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sync 	 occurs with both 300 and 400 chips/sec doppler present. Only qualitative 
results were obtained from this experiment due to execution time 
restrictions. In sumnary the mean number of code epochs were about 
the same for both values of doppler. At 400 chips/sec the amount of 
time 	 the code dwelled near alignment significantly increased over that 
of the lower doppler value but eventually sync would occur. The mean 
time to search an epoch was also higher at 400 chips/sec doppler. It 
was 	 necessary to partition the software and run experiments at the 
subsystem level to obtain quantitative results using reasonable amounts 
of execution time. These experimental results indicate that there 
may 	 indeed be a problem caused by either: 
1. Search strategies and parameters used or 
Z. T-dither loop behavior and loop/search strategy interaction. 
6.6.1 	 Doppler Limitation due to Search Strategies 
Assuming an ideal delay locked loop,acquisition time is given by 
T 2-p T
2acq p e 
where T e is the effective time to completely cycle all code phase 
positions once in the absence of signal and p, a function of C/N 0, 
doppler, and BT product used, is the probability of detecting sync 
during a single search epoch. The effective time may be expressea 
as


T Zx2047 TD


e IZAfTD 
where Af is the doppler offset and TD is the mean dwell time at each 
of the 2047xZ search positions. The parameter TD is a function of the 
basic search time per cell, search algorithm, and threshold parameter 
settings. A curve of Tac q versus Af is plotted in Figure 6.19 and 
indicates that for the choice of algorithms, threshold settings, etc., 
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sync is not possible under positive doppler conditions around 350 
code chips/second. As the doppler is increased above this value


sync is-once again possible.


6.6. 2 Doppler Limitations Due to Loop Behavior 
For a B L of 200 Hz, the no noise pull in frequency of the. T-dither 
loop was experimentally measured to be pdz440 chips/second. Figure 
6.ZOAdepcits sketches of the reference phase, cpR. and incoming phase, 
pi, near code alignment for positive and negative doppler value less 
than 440 chips/second. For this condition the loop always acquires. 
Figure 6. ZOB displays sketches for doppler greater than 440 chips/ 
second. For a negative value the local code phase will step up to 
near alignment, but the loop will not lock. The next step of CR moves 
the code phases further apart. For positive doppler the local code 
phase will step up to near alignment, the loop once again does not 
pull in, but TPR remain below (p. When the search commences 
will step up once again to p0i, the loop tries to acquire but fails and 
'PR remains below cpi . In summary the system will continue to hunt 
about the sync pori. The sketch shown assumes a dwell time 
doppler product greater than one chip which corresponds to our situation. 
Possible. phase trajectories for lower doppler conditions and noise 
present are sketched in Figure 6. ZIA . A situation is shown for 
positive doppler whereby the reference phase is stepped near alignment, 
or the loop does not track, with CPR remainingsync is not detected 
below pxi. Multiple passes within the same epoch become possible 
until PN acquisition and loop lock simultaneously occur. This hunting 
action for acceptable positive doppler values significantly improves 
for negative doppler.performance; no improvement occurs 
The sketches of Figure 6. 21B represent the condition where noise 
cpR above tp. for positive doppler, andinjected into the loop -finally moves 
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*!1V I 1 
below cpi for negative doppler. In this situation positive doppler 
acquisition performance is degraded while negative doppler perform­
ance is enhanced. A question one might ask at this point is can 
the situation sketched in Figure 6. 21B occur? The answer as far 
as the simulation is concerned is negative since we always reset 
our phase reference, CPR'to the value it had prior to searching a 
particular cell (assuming sync is not detected). Could it occur if the 
phase was not reset? Data from the results of an experiment 
6.4 and indicatesevaluating loop behavior are tabulated in Table 
that this condition is possible but not very likely for a loop 
bandwidth of 200 Hz but is very possible for TRW's B L of 300 Hz. 
6.6.3 Discussion 
For the parameters and algorithms used in the simulation 
acquisition was first not possible at code doppler values around 
350 code chips per second. This hang-up being independent of the 
delay lock loop. As doppler moved above this point acquisition 
again became possible with the loop going out of lock more frequently,once 
thus causing us to dwell near the sync point for longer periods of 
time before acquiring. For the loop bandwidth used and due to 
strategy of resetting the code reference no noticeable degradationa 
was observed related to phase jitter driving us away from the dwell 
point. 
A direct answer to TRW's sync problem cannot be given. 
Data obtained from the simulation indicates that TRW's performance 
will be somewhat but not totally degraded due to their higher value 
of B L and increased possibility of jitter driving them in the wrong 
direction. A total hang-up condition such as depicted in Figure 6. ZOB 
could however be caused by some hardware problem. In either of 
these cases reducing the positive doppler offset could reduce 
acquisition time and allow them to meet spec. 
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TABLE 6.4. LOOP BEHAVIOR EXPERIMENT


Doppler Number of Trials Loop Number of Trials Loop 
Offset Walked Out of Sync Prior Walked Out of Sync In 
Chips/Sec to Bandwidth Reduction Direction that would not 
allow the possibility for 
further code alignment 
0* 6 3 
+300* 6 0 
+300+ 8 4 
+350* 6 0 
+400* 9 1 
+400+ 10 6 
Total Number of Tridls 15 
C/N 0 = 48.3 dB-Hz 
*BL= Z00ZHz n+BL 300 Hz 
L!6L


SECTION 7 
CONCLUSIONS 
The 	 Phase II objectives were­
1. 	 Further investigate the PN Subsystem acquisition behavior. 
2. 	 Support NASA/JSC personnel in their use of the hardtvare 
simulation. 
3. 	 Construct a Symbol'Synchronizer Subsystem which closely


emulates the expected hardware.


4. 	 Integrate the Symbol Synchronizer Subsystem into the composite 
simulation of the receiver. 
5. 	 Perform a series of system studies to evaluate overall per­

formance of the receiver when subjected to anomalies such as


signal fades and detected potential problems associated with 
PN/Carrier sweep interactions. 
The Investigations associated with meeting these objectives have 
been documented in the preceding five sections. An individual sectioi 
being,, for the most part, completely dedicated to a single objective. 
Conclusions relati ng to each objective are"presented within these 
sections. 
Some of the key conclusions reachedare snmmarized in the 
following paragraphs. 
The curves of Figure 2.18 represent the simulated prediction 
of the composite PN Subsystem acquisition performance for the 
LinCom based sync algorithms.. These curves take into account, 
the effects of loop behavior, noise estimate, switching transients, 
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and filtering in their prediction of performance. At a C/N 0 of 
48.3 dB-Hz the mean acquisition time, is seen to be about 50 seconds 
and is relatively insensitive to doppler. 
Figures 3.7 and 3.9 present evidence that the ESTL PN 
acquisition algorithms using up/down counters is superior to 
LinCom's use of reset counters when one considers loop behavior. 
Preliminary comparison of the measured performance of the 
Harris despreader with that predicted by the simulation indicate 
that good agreement exists. It is expected that excellent agreement 
will be found once the software package is exercised by NASA in 
direct support of hardware testing in a carefully controlled and 
monitored environment. 
At a design point loop bandwidth of 30 Hz there will be very 
little noticeable degradation in performance associated with the 
Symbol Synchronizer Subsystem. When this subsystem is integrated 
into the composite simulation, its contribution to the system degrada­
tion can be severe. The loss being a function of the 2n d IF filter 
bandwidth and sampling rate associated with the digitally implemented 
synchronizer. This degradation being about . 7 dB for an IF bandwidth 
equal to four times the symbol rate and a sampling frequency equal to 
ten times the symbol rate. Loss being reducible by increasing the 
sampling rate or removing the IF filter or through channel equaliza­
tion. 
The study evaluating the system respohse to signal fades indicates 
that sync detector hardware and algorithms and not timing loops are 
limiting in establishing performance. Carrier phase discontinuities 
due to switching transients don't appear to pose a serious problem. 
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Experiments performed indicate that both the PN and Carrier 
Recovery Subsystems are relatively insensitive to carrier sweep, 
at least for sweep rates of interest. 
Results from the system reconfiguration experiments indicate 
that (1) for the design point parameters used, tracking erformance 
of the receiver is not sensitive to Costas arm filter variations; 
acquisition properties were not evaluated; (Z) with the SSS present 
the optimum IF filter bandwidth is infinite but, if one is bandlimited, 
it appears that there is a "best" bandwidth setting which is a function 
of sampling rate. 
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